Home
last modified time | relevance | path

Searched refs:EIP (Results 1 – 17 of 17) sorted by relevance

/openbsd/gnu/llvm/llvm/lib/ExecutionEngine/Orc/
H A DSimpleRemoteEPC.cpp282 std::promise<MSVCPExpected<SimpleRemoteEPCExecutorInfo>> EIP; in setup() local
283 auto EIF = EIP.get_future(); in setup()
290 EIP.set_value( in setup()
299 EIP.set_value(EI); in setup()
301 EIP.set_value(make_error<StringError>( in setup()
/openbsd/gnu/llvm/llvm/include/llvm/Support/Solaris/sys/
H A Dregset.h32 #undef EIP
/openbsd/gnu/usr.bin/binutils/gdb/
H A Di386v4-nat.c98 EIP, EFL, CS, SS,
H A Di386v-nat.c69 EIP, EFL, CS, SS,
H A Di386-linux-nat.c91 EIP, EFL, CS, SS,
/openbsd/gnu/usr.bin/binutils/gdb/gdbserver/
H A Dlinux-i386-low.c62 EIP * 4, EFL * 4, CS * 4, SS * 4,
/openbsd/gnu/llvm/llvm/lib/Target/X86/
H A DX86RegisterInfo.cpp49 : X86GenRegisterInfo((TT.isArch64Bit() ? X86::RIP : X86::EIP), in X86RegisterInfo()
52 (TT.isArch64Bit() ? X86::RIP : X86::EIP)) { in X86RegisterInfo()
695 for (auto Reg : {X86::EFLAGS, X86::RIP, X86::EIP, X86::IP}) in adjustStackMapLiveOutMask()
H A DX86RegisterInfo.td148 def EIP : X86Reg<"eip", 0, [IP, HIP]>, DwarfRegNum<[-2, 8, 8]>;
183 def RIP : X86Reg<"rip", 0, [EIP]>, DwarfRegNum<[16, -2, -2]>;
/openbsd/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/
H A DX86WinCOFFTargetStreamer.cpp304 case X86::EIP: OS << "$eip"; break; in printFPOReg()
H A DX86MCTargetDesc.cpp100 if (Base.isReg() && Base.getReg() == X86::EIP) { in is32BitMemOperand()
412 : X86::EIP; // Should have dwarf #8. in createX86MCRegisterInfo()
460 unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP; in createX86MCAsmInfo()
H A DX86MCCodeEmitter.cpp335 BaseReg == X86::EIP) { // [disp32+rIP] in X86-64 mode in emitMemModRMByte()
/openbsd/gnu/llvm/llvm/lib/Target/X86/AsmParser/
H A DX86Operand.h335 return isMem() && Mem.BaseReg != X86::RIP && Mem.BaseReg != X86::EIP; in isSibMem()
H A DX86AsmParser.cpp1300 !(BaseReg == X86::RIP || BaseReg == X86::EIP || in CheckBaseRegAndIndexRegAndScale()
1320 if (((BaseReg == X86::RIP || BaseReg == X86::EIP) && IndexReg != 0) || in CheckBaseRegAndIndexRegAndScale()
1321 IndexReg == X86::EIP || IndexReg == X86::RIP || in CheckBaseRegAndIndexRegAndScale()
1373 (BaseReg == X86::RIP || BaseReg == X86::EIP)) { in CheckBaseRegAndIndexRegAndScale()
/openbsd/gnu/llvm/llvm/include/llvm/DebugInfo/CodeView/
H A DCodeViewRegisters.def84 CV_REGISTER(EIP, 33)
/openbsd/gnu/llvm/llvm/docs/TableGen/
H A Dindex.rst68 ECX, EDI, EDX, EFLAGS, EIP, ESI, ESP, FP0, FP1, FP2, FP3, FP4, FP5, FP6, IP,
/openbsd/gnu/llvm/llvm/lib/Target/X86/Disassembler/
H A DX86Disassembler.cpp2092 baseReg = MCOperand::createReg(insn.addressSize == 4 ? X86::EIP : in translateRMMemory()
/openbsd/usr.bin/file/magdir/
H A Dmsdos171 # another wild guess: if real OS/2 LE executables exist, they probably have higher start EIP