Home
last modified time | relevance | path

Searched refs:GET_INST (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfxhub_v1_2.c92 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
95 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
99 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
102 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
106 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
109 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
113 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
116 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_init_gart_aperture_regs()
295 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_disable_identity_aperture()
298 WREG32_SOC15(GC, GET_INST(GC, i), in gfxhub_v1_2_xcc_disable_identity_aperture()
[all …]
H A Dgfx_v9_4_3.c198 dev_inst = GET_INST(GC, i); in gfx_v9_4_3_init_golden_registers()
1674 GC, GET_INST(GC, xcc_id), in gfx_v9_4_3_xcc_kiq_init_register()
1680 GC, GET_INST(GC, xcc_id), in gfx_v9_4_3_xcc_kiq_init_register()
1999 GET_INST(GC, xcc_id)); in gfx_v9_4_3_xcc_fini()
2227 WREG32_SOC15(GC, GET_INST(GC, xcc_id), in gfx_v9_4_3_xcc_update_sram_fgcg()
2249 WREG32_SOC15(GC, GET_INST(GC, xcc_id), in gfx_v9_4_3_xcc_update_repeater_fgcg()
3784 GET_INST(GC, xcc_id), in gfx_v9_4_3_inst_query_ras_err_count()
3793 GET_INST(GC, xcc_id), in gfx_v9_4_3_inst_query_ras_err_count()
3829 GET_INST(GC, xcc_id)); in gfx_v9_4_3_inst_reset_ras_err_count()
3834 GET_INST(GC, xcc_id)); in gfx_v9_4_3_inst_reset_ras_err_count()
[all …]
H A Damdgpu_amdkfd_gfx_v9.c59 soc15_grbm_select(adev, 0, 0, 0, 0, GET_INST(GC, inst)); in kgd_gfx_v9_unlock_srbm()
171 WREG32_SOC15(GC, GET_INST(GC, inst), mmCPC_INT_CNTL, in kgd_gfx_v9_init_interrupts()
286 WREG32_SOC15(GC, GET_INST(GC, inst), mmCP_PQ_WPTR_POLL_CNTL1, in kgd_gfx_v9_hqd_load()
495 act = RREG32_SOC15(GC, GET_INST(GC, inst), mmCP_HQD_ACTIVE); in kgd_gfx_v9_hqd_is_occupied()
563 temp = RREG32_SOC15(GC, GET_INST(GC, inst), mmCP_HQD_ACTIVE); in kgd_gfx_v9_hqd_destroy()
638 WREG32_SOC15(GC, GET_INST(GC, inst), mmSQ_CMD, sq_cmd); in kgd_gfx_v9_wave_control_execute()
911 *wait_times = RREG32(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), in kgd_gfx_v9_get_iq_wait_times()
1133 WREG32_SOC15(GC, GET_INST(GC, inst), mmSQ_SHADER_TBA_LO, in kgd_gfx_v9_program_trap_handler_settings()
1135 WREG32_SOC15(GC, GET_INST(GC, inst), mmSQ_SHADER_TBA_HI, in kgd_gfx_v9_program_trap_handler_settings()
1141 WREG32_SOC15(GC, GET_INST(GC, inst), mmSQ_SHADER_TMA_LO, in kgd_gfx_v9_program_trap_handler_settings()
[all …]
H A Damdgpu_amdkfd_gc_9_4_3.c48 SOC15_REG_OFFSET(SDMA0, GET_INST(SDMA0, engine_id), in get_sdma_rlc_reg_offset()
228 unsigned int phy_inst = GET_INST(GC, xcc_inst); in kgd_gfx_v9_4_3_set_pasid_vmid_mapping()
299 hqd_base = SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_MQD_BASE_ADDR); in kgd_gfx_v9_4_3_hqd_load()
339 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_HQD_PQ_WPTR_LO), in kgd_gfx_v9_4_3_hqd_load()
341 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_HQD_PQ_WPTR_HI), in kgd_gfx_v9_4_3_hqd_load()
345 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), in kgd_gfx_v9_4_3_hqd_load()
348 WREG32(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_PQ_WPTR_POLL_CNTL1), in kgd_gfx_v9_4_3_hqd_load()
354 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_HQD_EOP_RPTR), in kgd_gfx_v9_4_3_hqd_load()
359 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), regCP_HQD_ACTIVE), data); in kgd_gfx_v9_4_3_hqd_load()
497 WREG32_RLC((SOC15_REG_OFFSET(GC, GET_INST(GC, inst), in kgd_gfx_v9_4_3_set_address_watch()
[all …]
H A Djpeg_v4_0_3.c109 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_sw_init()
202 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_start_sriov()
318 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_hw_init()
333 VCN, GET_INST(VCN, i), in jpeg_v4_0_3_hw_init()
477 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_start()
564 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_stop()
621 JPEG, GET_INST(JPEG, ring->me), in jpeg_v4_0_3_dec_ring_get_wptr()
902 JPEG, GET_INST(JPEG, i), in jpeg_v4_0_3_is_idle()
924 JPEG, GET_INST(JPEG, i), in jpeg_v4_0_3_wait_for_idle()
1094 jpeg_inst = GET_INST(JPEG, i); in jpeg_v4_0_3_set_dec_ring_funcs()
[all …]
H A Dvcn_v4_0_3.c112 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_sw_init()
224 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_hw_init()
235 VCN, GET_INST(VCN, ring->me), in vcn_v4_0_3_hw_init()
243 VCN, GET_INST(VCN, ring->me), in vcn_v4_0_3_hw_init()
338 vcn_inst = GET_INST(VCN, inst_idx); in vcn_v4_0_3_mc_resume()
526 vcn_inst = GET_INST(VCN, inst_idx); in vcn_v4_0_3_disable_clock_gating()
883 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_start_sriov()
1058 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_start()
1257 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_stop()
1449 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_set_unified_ring_funcs()
[all …]
H A Damdgpu_vcn.h147 WREG32_SOC15(VCN, GET_INST(VCN, inst_idx), \
150 VCN, GET_INST(VCN, inst_idx), \
H A Dsdma_v4_4_2.c62 u32 dev_inst = GET_INST(SDMA0, instance); in sdma_v4_4_2_get_reg_offset()
1789 data = RREG32(SOC15_REG_OFFSET(SDMA0, GET_INST(SDMA0, 0), regSDMA_CLK_CTRL)); in sdma_v4_4_2_get_clockgating_state()
1794 data = RREG32(SOC15_REG_OFFSET(SDMA0, GET_INST(SDMA0, 0), regSDMA_POWER_CNTL)); in sdma_v4_4_2_get_clockgating_state()
1892 dev_inst = GET_INST(SDMA0, i); in sdma_v4_4_2_set_ring_funcs()
2124 uint32_t sdma_dev_inst = GET_INST(SDMA0, sdma_inst); in sdma_v4_4_2_inst_query_ras_error_count()
2155 uint32_t sdma_dev_inst = GET_INST(SDMA0, sdma_inst); in sdma_v4_4_2_inst_reset_ras_error_count()
H A Dsoc15_common.h28 #define GET_INST(ip, inst) \ macro
H A Dnbio_v7_9.c85 dev_inst = GET_INST(SDMA0, instance); in nbio_v7_9_sdma_doorbell_range()
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c695 xcc_id = GET_INST(GC, 0); in smu_v13_0_6_get_smu_metrics_data()
1969 xcc0 = GET_INST(GC, 0); in smu_v13_0_6_get_gpu_metrics()
/openbsd/sys/dev/pci/drm/amd/amdkfd/
H A Dkfd_device.c613 mapped_xcc = GET_INST(GC, xcc); in kfd_setup_interrupt_bitmap()