Home
last modified time | relevance | path

Searched refs:HDMI_CONTROL (Results 1 – 15 of 15) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c174 REG_UPDATE_6(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
185 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc314_stream_encoder_hdmi_set_stream_attribute()
189 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
193 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
200 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
204 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
210 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
223 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
235 REG_UPDATE_2(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
H A Ddcn314_dio_stream_encoder.h52 SRI(HDMI_CONTROL, DIG, id), \
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c141 REG_UPDATE_6(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
152 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc32_stream_encoder_hdmi_set_stream_attribute()
156 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
160 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
167 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
171 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
177 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
190 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
202 REG_UPDATE_2(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
H A Ddcn32_resource.h260 SRI_ARR(HDMI_CONTROL, DIG, id), SRI_ARR(HDMI_DB_CONTROL, DIG, id), \
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn30/
H A Ddcn30_dio_stream_encoder.c621 REG_UPDATE_6(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
632 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc3_stream_encoder_hdmi_set_stream_attribute()
636 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
640 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
647 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
651 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
657 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
670 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
682 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
H A Ddcn30_dio_stream_encoder.h51 SRI(HDMI_CONTROL, DIG, id), \
/openbsd/sys/dev/pci/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c558 REG_UPDATE_3(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
563 REG_UPDATE_5(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
577 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
581 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
588 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
592 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
598 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
612 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
624 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
1029 REG_UPDATE_5(HDMI_CONTROL, in dce110_reset_hdmi_stream_attribute()
[all …]
H A Ddce_stream_encoder.h68 SRI(HDMI_CONTROL, DIG, id), \
136 SE_SF(HDMI_CONTROL, HDMI_PACKET_GEN_VERSION, mask_sh),\
137 SE_SF(HDMI_CONTROL, HDMI_KEEPOUT_MODE, mask_sh),\
138 SE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\
139 SE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\
298 SE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\
299 SE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\
308 SE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\
309 SE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\
667 uint32_t HDMI_CONTROL; member
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.c504 REG_UPDATE_6(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
515 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc1_stream_encoder_hdmi_set_stream_attribute()
520 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
526 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
535 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
541 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
549 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
564 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
576 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
1047 REG_UPDATE_5(HDMI_CONTROL, in enc1_reset_hdmi_stream_attribute()
H A Ddcn10_stream_encoder.h56 SRI(HDMI_CONTROL, DIG, id), \
149 uint32_t HDMI_CONTROL; member
/openbsd/sys/dev/pci/drm/radeon/
H A Devergreen_hdmi.c325 val = RREG32(HDMI_CONTROL + offset); in dce4_hdmi_set_color_depth()
352 WREG32(HDMI_CONTROL + offset, val); in dce4_hdmi_set_color_depth()
H A Drv770d.h681 #define HDMI_CONTROL 0x7400 macro
H A Devergreend.h520 #define HDMI_CONTROL 0x7030 macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Ddce_v10_0.c1610 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0); in dce_v10_0_afmt_setmode()
1611 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in dce_v10_0_afmt_setmode()
1616 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v10_0_afmt_setmode()
1617 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1); in dce_v10_0_afmt_setmode()
1622 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v10_0_afmt_setmode()
1623 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2); in dce_v10_0_afmt_setmode()
H A Ddce_v11_0.c1659 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0); in dce_v11_0_afmt_setmode()
1660 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in dce_v11_0_afmt_setmode()
1665 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v11_0_afmt_setmode()
1666 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1); in dce_v11_0_afmt_setmode()
1671 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v11_0_afmt_setmode()
1672 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2); in dce_v11_0_afmt_setmode()