Home
last modified time | relevance | path

Searched refs:MPLL_BYPASSCLK_SEL (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Damdgpu_si.c2602 orig = data = RREG32(MPLL_BYPASSCLK_SEL); in si_program_aspm()
2606 WREG32(MPLL_BYPASSCLK_SEL, data); in si_program_aspm()
H A Dsid.h156 #define MPLL_BYPASSCLK_SEL 0x197 macro
/openbsd/sys/dev/pci/drm/radeon/
H A Dsid.h155 #define MPLL_BYPASSCLK_SEL 0x65c macro
H A Dcikd.h277 #define MPLL_BYPASSCLK_SEL 0xC050019C macro
H A Dsi.c7424 orig = data = RREG32(MPLL_BYPASSCLK_SEL); in si_program_aspm()
7428 WREG32(MPLL_BYPASSCLK_SEL, data); in si_program_aspm()
H A Dcik.c9772 orig = data = RREG32_SMC(MPLL_BYPASSCLK_SEL); in cik_program_aspm()
9776 WREG32_SMC(MPLL_BYPASSCLK_SEL, data); in cik_program_aspm()