Searched refs:NewV2 (Results 1 – 2 of 2) sorted by relevance
/openbsd/gnu/llvm/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 17421 SDValue NewV2 = DAG.getVectorShuffle(VT, DL, V1, V2, NewMask); in lowerShuffleAsLanePermuteAndRepeatedMask() local 17425 if (isa<ShuffleVectorSDNode>(NewV2) && in lowerShuffleAsLanePermuteAndRepeatedMask() 17426 cast<ShuffleVectorSDNode>(NewV2)->getMask() == Mask) in lowerShuffleAsLanePermuteAndRepeatedMask() 17436 return DAG.getVectorShuffle(VT, DL, NewV1, NewV2, NewMask); in lowerShuffleAsLanePermuteAndRepeatedMask() 39302 SDValue NewV2 = V2; in combineX86ShuffleChain() local 39310 NewV2 = CanonicalizeShuffleInput(ShuffleSrcVT, NewV2); in combineX86ShuffleChain() 39311 Res = DAG.getNode(Shuffle, DL, ShuffleVT, NewV1, NewV2); in combineX86ShuffleChain() 39316 NewV2 = V2; in combineX86ShuffleChain() 39318 AllowIntDomain, NewV1, NewV2, DL, DAG, in combineX86ShuffleChain() 39324 NewV2 = CanonicalizeShuffleInput(ShuffleVT, NewV2); in combineX86ShuffleChain() [all …]
|
/openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 9083 SDValue NewV2 = PromoteMVEPredVector(dl, V2, Op2VT, DAG); in LowerCONCAT_VECTORS_i1() local 9111 ConVec = ExtractInto(NewV2, ConVec, j); in LowerCONCAT_VECTORS_i1()
|