Searched refs:OpBank (Results 1 – 3 of 3) sorted by relevance
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 868 const RegisterBank *OpBank = getRegBank(OpReg, MRI, *TRI); in executeInWaterfallLoop() local 869 if (OpBank != &AMDGPU::VGPRRegBank) { in executeInWaterfallLoop() 978 const RegisterBank *OpBank = getRegBank(Reg, MRI, *TRI); in collectWaterfallOperands() local 979 if (OpBank->getID() != AMDGPU::SGPRRegBankID) in collectWaterfallOperands() 3571 auto OpBank = getRegBankID(MI.getOperand(I).getReg(), MRI); in getInstrMapping() local 3574 if (OpBank != AMDGPU::SGPRRegBankID) { in getInstrMapping() 3610 unsigned OpBank = Bank->getID(); in getInstrMapping() local 3611 ResultBank = regBankBoolUnion(ResultBank, OpBank); in getInstrMapping() 4808 auto OpBank = getRegBankID(Reg, MRI); in getInstrMapping() local 4810 OpdsMapping[I] = AMDGPU::getValueMapping(OpBank, Size); in getInstrMapping()
|
H A D | AMDGPUInstructionSelector.cpp | 2632 const RegisterBank *OpBank = RBI.getRegBank(GEPOp.getReg(), MRI, TRI); in getAddrModeInfo() local 2633 if (OpBank->getID() == AMDGPU::SGPRRegBankID) in getAddrModeInfo()
|
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 731 const RegisterBank *OpBank = RBI.getRegBank(MO.getReg(), MRI, TRI); in unsupportedBinOp() local 732 if (!OpBank) { in unsupportedBinOp() 737 if (PrevOpBank && OpBank != PrevOpBank) { in unsupportedBinOp() 741 PrevOpBank = OpBank; in unsupportedBinOp()
|