Home
last modified time | relevance | path

Searched refs:PrefetchPixelLinesTime (Results 1 – 4 of 4) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.c2988 double PrefetchPixelLinesTime[DC__NUM_DPP__MAX]; in dml32_UseMinimumDCFCLK() local
3037 PrefetchPixelLinesTime[k] = dml_max(PrefetchLinesY[i][j][k], PrefetchLinesC[i][j][k]) in dml32_UseMinimumDCFCLK()
3063 ExpectedVRatioPrefetch = PrefetchPixelLinesTime[k] / (PrefetchTime * in dml32_UseMinimumDCFCLK()
3068 PrefetchPixelLinesTime[k] * in dml32_UseMinimumDCFCLK()
3132 if (MaximumTvmPlus2Tr0PlusTsw <= MinimumTvmPlus2Tr0 + PrefetchPixelLinesTime[k] / 4) { in dml32_UseMinimumDCFCLK()
3138 PrefetchPixelLinesTime[k] / 4), in dml32_UseMinimumDCFCLK()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c6515 double PrefetchPixelLinesTime[DC__NUM_DPP__MAX] = { 0 }; in UseMinimumDCFCLK() local
6561 …PrefetchPixelLinesTime[k] = dml_max(v->PrefetchLinesY[i][j][k], v->PrefetchLinesC[i][j][k]) * v->H… in UseMinimumDCFCLK()
6570 …ExpectedVRatioPrefetch = PrefetchPixelLinesTime[k] / (PrefetchTime * PixelDCFCLKCyclesRequiredInPr… in UseMinimumDCFCLK()
6571 …hPerPlane[k] = NoOfDPPState[k] * PixelDCFCLKCyclesRequiredInPrefetch[k] / PrefetchPixelLinesTime[k] in UseMinimumDCFCLK()
6622 if (MaximumTvmPlus2Tr0PlusTsw <= MinimumTvmPlus2Tr0 + PrefetchPixelLinesTime[k] / 4) { in UseMinimumDCFCLK()
6626 / (MaximumTvmPlus2Tr0PlusTsw - MinimumTvmPlus2Tr0 - PrefetchPixelLinesTime[k] / 4), in UseMinimumDCFCLK()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c7051 double PrefetchPixelLinesTime[DC__NUM_DPP__MAX]; local
7110 …PrefetchPixelLinesTime[k] = dml_max(v->PrefetchLinesY[i][j][k], v->PrefetchLinesC[i][j][k]) * v->H…
7124 ExpectedVRatioPrefetch = PrefetchPixelLinesTime[k]
7126 …hPerPlane[k] = NoOfDPPState[k] * PixelDCFCLKCyclesRequiredInPrefetch[k] / PrefetchPixelLinesTime[k]
7184 if (MaximumTvmPlus2Tr0PlusTsw <= MinimumTvmPlus2Tr0 + PrefetchPixelLinesTime[k] / 4) {
7189 …raLatencyCycles / (MaximumTvmPlus2Tr0PlusTsw - MinimumTvmPlus2Tr0 - PrefetchPixelLinesTime[k] / 4),
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c7139 double PrefetchPixelLinesTime[DC__NUM_DPP__MAX]; local
7197 …PrefetchPixelLinesTime[k] = dml_max(v->PrefetchLinesY[i][j][k], v->PrefetchLinesC[i][j][k]) * v->H…
7212 ExpectedVRatioPrefetch = PrefetchPixelLinesTime[k]
7214 …hPerPlane[k] = NoOfDPPState[k] * PixelDCFCLKCyclesRequiredInPrefetch[k] / PrefetchPixelLinesTime[k]
7273 if (MaximumTvmPlus2Tr0PlusTsw <= MinimumTvmPlus2Tr0 + PrefetchPixelLinesTime[k] / 4) {
7278 …raLatencyCycles / (MaximumTvmPlus2Tr0PlusTsw - MinimumTvmPlus2Tr0 - PrefetchPixelLinesTime[k] / 4),