/openbsd/gnu/llvm/llvm/lib/CodeGen/ |
H A D | ExpandReductions.cpp | 111 Value *Rdx = nullptr; in expandReductions() local 124 Rdx = getOrderedReduction(Builder, Acc, Vec, getOpcode(ID), RK); in expandReductions() 130 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK); in expandReductions() 131 Rdx = Builder.CreateBinOp((Instruction::BinaryOps)getOpcode(ID), in expandReductions() 132 Acc, Rdx, "bin.rdx"); in expandReductions() 150 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK); in expandReductions() 163 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK); in expandReductions() 167 II->replaceAllUsesWith(Rdx); in expandReductions()
|
/openbsd/gnu/llvm/compiler-rt/lib/xray/ |
H A D | xray_x86_64.inc | 22 unsigned long Rax, Rdx; 23 __asm__ __volatile__("rdtscp\n" : "=a"(Rax), "=d"(Rdx), "=c"(LongCPU) ::); 25 return (Rdx << 32) + Rax;
|
/openbsd/gnu/llvm/lldb/source/Plugins/Process/Windows/Common/x64/ |
H A D | RegisterContextWindows_x64.cpp | 357 GPR_CASE(64, lldb_rdx_x86_64, m_context.Rdx); in ReadRegister() 375 GPR_CASE(32, lldb_edx_x86_64, static_cast<uint32_t>(m_context.Rdx)); in ReadRegister() 391 GPR_CASE(16, lldb_dx_x86_64, static_cast<uint16_t>(m_context.Rdx)); in ReadRegister() 407 GPR_CASE(8, lldb_dh_x86_64, static_cast<uint16_t>(m_context.Rdx) >> 8); in ReadRegister() 411 GPR_CASE(8, lldb_dl_x86_64, static_cast<uint8_t>(m_context.Rdx)); in ReadRegister() 513 m_context.Rdx = reg_value.GetAsUInt64(); in WriteRegister()
|
/openbsd/gnu/llvm/lldb/source/Plugins/Process/Windows/Common/ |
H A D | NativeRegisterContextWindows_x86_64.cpp | 159 reg_value.SetUInt64(tls_context.Rdx); in GPRRead() 248 tls_context.Rdx = reg_value.GetAsUInt64(); in GPRWrite()
|
/openbsd/gnu/llvm/libunwind/src/ |
H A D | Unwind-seh.cpp | 77 disp->ContextRecord->Rdx = ms_exc->ExceptionInformation[3]; in _GCC_specific_handler()
|
H A D | UnwindCursor.hpp | 581 _msContext.Rdx = r.getRegister(UNW_X86_64_RDX); in UnwindCursor() 701 case UNW_X86_64_RDX: return _msContext.Rdx; in getReg() 751 case UNW_X86_64_RDX: _msContext.Rdx = value; break; in setReg()
|
/openbsd/gnu/llvm/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineAddSub.cpp | 2051 Value *Rdx = Builder.CreateIntrinsic(Intrinsic::vector_reduce_add, in visitSub() local 2053 return replaceInstUsesWith(I, Rdx); in visitSub() 2673 Value *Rdx = Builder.CreateIntrinsic(Intrinsic::vector_reduce_fadd, in visitFSub() local 2675 return BinaryOperator::CreateFSubFMF(Rdx, A1, &I); in visitFSub()
|
/openbsd/gnu/llvm/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 44939 Rdx = WidenToV16I8(Rdx, false); in combineArithReduction() 44941 Rdx = DAG.getBitcast(MVT::v8i16, Rdx); in combineArithReduction() 44947 Rdx = DAG.getNode(Opc, DL, MVT::v8i16, Rdx, in combineArithReduction() 44953 Rdx = DAG.getBitcast(MVT::v16i8, Rdx); in combineArithReduction() 44959 Rdx = WidenToV16I8(Rdx, true); in combineArithReduction() 44962 Rdx = DAG.getBitcast(MVT::v16i8, Rdx); in combineArithReduction() 44981 MVT::v16i8, DL, Rdx, Rdx, in combineArithReduction() 44986 Rdx = DAG.getBitcast(MVT::v16i8, Rdx); in combineArithReduction() 45001 Rdx = WidenToV16I8(Rdx, true); in combineArithReduction() 45028 Rdx = DAG.getBitcast(VecVT, Rdx); in combineArithReduction() [all …]
|
/openbsd/gnu/llvm/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 13095 Value *Rdx = nullptr; in getReductionValue() local 13099 Rdx = P->getIncomingValue(0); in getReductionValue() 13101 Rdx = P->getIncomingValue(1); in getReductionValue() 13104 if (Rdx && DominatedReduxValue(Rdx)) in getReductionValue() 13105 return Rdx; in getReductionValue() 13118 Rdx = P->getIncomingValue(0); in getReductionValue() 13120 Rdx = P->getIncomingValue(1); in getReductionValue() 13123 if (Rdx && DominatedReduxValue(Rdx)) in getReductionValue() 13124 return Rdx; in getReductionValue()
|
/openbsd/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
H A D | IRTranslator.cpp | 2274 auto Rdx = MIRBuilder.buildInstr( in translateKnownIntrinsic() local 2276 MIRBuilder.buildInstr(ScalarOpc, {Dst}, {ScalarSrc, Rdx}, in translateKnownIntrinsic()
|
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 13201 auto Rdx = DAG.getNode(Op, DL, VecOp.getSimpleValueType(), VecOp); in getReductionSDNode() local 13202 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ScalarOp.getValueType(), Rdx, in getReductionSDNode() 23372 SDValue Rdx = DAG.getNode(AArch64ISD::FADDA_PRED, DL, ContainerVT, in LowerVECREDUCE_SEQ_FADD() local 23375 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ResVT, Rdx, Zero); in LowerVECREDUCE_SEQ_FADD() 23443 SDValue Rdx = DAG.getNode(Opcode, DL, RdxVT, Pg, VecOp); in LowerReductionToSVE() local 23445 Rdx, DAG.getConstant(0, DL, MVT::i64)); in LowerReductionToSVE()
|