Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT (Results 1 – 9 of 9) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h979 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
H A Dsdma0_4_0_sh_mask.h980 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT 0x14 macro
H A Dsdma0_4_2_sh_mask.h996 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
H A Dsdma0_4_2_2_sh_mask.h1002 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h693 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h716 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h714 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h736 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h694 #define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT macro