Home
last modified time | relevance | path

Searched refs:SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7670 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0x0000f000L macro
H A Dgfx_7_2_sh_mask.h9213 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0xf000 macro
H A Dgfx_8_0_sh_mask.h10933 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0xf000 macro
H A Dgfx_8_1_sh_mask.h11331 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0xf000 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21639 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_9_1_sh_mask.h22950 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_9_2_1_sh_mask.h22917 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_9_4_3_sh_mask.h25112 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_9_4_2_sh_mask.h16732 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_11_0_0_sh_mask.h31841 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_10_1_0_sh_mask.h31588 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_11_0_3_sh_mask.h34339 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro
H A Dgc_10_3_0_sh_mask.h29956 #define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK macro