Home
last modified time | relevance | path

Searched refs:TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10476 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0x00f00000L macro
H A Dgfx_7_2_sh_mask.h13991 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 macro
H A Dgfx_8_0_sh_mask.h15873 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 macro
H A Dgfx_8_1_sh_mask.h16453 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK 0xf00000 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21958 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_9_1_sh_mask.h23269 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_9_2_1_sh_mask.h23272 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_9_4_3_sh_mask.h25457 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_9_4_2_sh_mask.h17089 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_11_0_0_sh_mask.h32486 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_10_1_0_sh_mask.h31895 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_11_0_3_sh_mask.h34984 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro
H A Dgc_10_3_0_sh_mask.h30321 #define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK macro