Home
last modified time | relevance | path

Searched refs:UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h474 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Duvd_3_1_sh_mask.h312 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9 macro
H A Duvd_4_0_sh_mask.h303 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x00000009 macro
H A Duvd_4_2_sh_mask.h312 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9 macro
H A Duvd_5_0_sh_mask.h344 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9 macro
H A Duvd_6_0_sh_mask.h346 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h991 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_2_5_sh_mask.h3294 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_2_0_0_sh_mask.h2056 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_2_6_0_sh_mask.h883 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_3_0_0_sh_mask.h4606 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_4_0_0_sh_mask.h4759 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro
H A Dvcn_4_0_3_sh_mask.h4802 #define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT macro