Home
last modified time | relevance | path

Searched refs:UVD_POWER_STATUS__UVD_PG_MODE_MASK (Results 1 – 18 of 18) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h37 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Duvd_5_0_sh_mask.h929 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
H A Duvd_6_0_sh_mask.h917 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h81 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_2_5_sh_mask.h1521 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1518 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_2_6_0_sh_mask.h2959 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2055 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_4_0_0_sh_mask.h6348 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
H A Dvcn_4_0_3_sh_mask.h7152 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK … macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dvcn_v4_0_3.c728 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v4_0_3_start_dpg_mode()
1239 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v4_0_3_stop_dpg_mode()
H A Dvcn_v1_0.c982 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v1_0_start_dpg_mode()
1200 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v1_0_stop_dpg_mode()
H A Dvcn_v2_0.c805 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_0_start_dpg_mode()
1128 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_0_stop_dpg_mode()
H A Dvcn_v4_0.c925 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v4_0_start_dpg_mode()
1448 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v4_0_stop_dpg_mode()
H A Dvcn_v2_5.c830 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_5_start_dpg_mode()
1375 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_5_stop_dpg_mode()
H A Dvcn_v3_0.c953 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v3_0_start_dpg_mode()
1517 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v3_0_stop_dpg_mode()
H A Duvd_v6_0.c729 WREG32_P(mmUVD_POWER_STATUS, 0, ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v6_0_start()
H A Duvd_v7_0.c963 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v7_0_start()