Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_CTRL__ENT_MODE_MASK (Results 1 – 14 of 14) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h262 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h554 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2187 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h3313 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h3858 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2944 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_4_0_0_sh_mask.h2872 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
H A Dvcn_4_0_3_sh_mask.h2872 #define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dvcn_v4_0_3.c597 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v4_0_3_disable_clock_gating()
699 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v4_0_3_enable_clock_gating()
H A Dvcn_v1_0.c570 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v1_0_disable_clock_gating()
642 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Dvcn_v2_0.c589 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v2_0_disable_clock_gating()
698 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v4_0.c759 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v4_0_disable_clock_gating()
875 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v4_0_enable_clock_gating()
H A Dvcn_v2_5.c675 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v2_5_disable_clock_gating()
785 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v3_0.c810 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v3_0_disable_clock_gating()
926 | UVD_SUVD_CGC_CTRL__ENT_MODE_MASK in vcn_v3_0_enable_clock_gating()