Home
last modified time | relevance | path

Searched refs:UvdBootLevel (Results 1 – 18 of 18) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/pm/powerplay/inc/
H A Dsmumgr.h48 UvdBootLevel, enumerator
H A Dsmu7_fusion.h231 uint8_t UvdBootLevel; member
H A Dsmu7_discrete.h337 uint8_t UvdBootLevel; member
H A Dsmu72_discrete.h279 uint8_t UvdBootLevel; member
H A Dsmu74_discrete.h298 uint8_t UvdBootLevel; member
H A Dsmu73_discrete.h253 uint8_t UvdBootLevel; member
H A Dsmu75_discrete.h303 uint8_t UvdBootLevel; member
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/smumgr/
H A Dvegam_smumgr.c337 smu_data->smc_state_table.UvdBootLevel = 0; in vegam_update_uvd_smc_table()
339 smu_data->smc_state_table.UvdBootLevel = in vegam_update_uvd_smc_table()
342 UvdBootLevel); in vegam_update_uvd_smc_table()
348 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in vegam_update_uvd_smc_table()
358 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel), in vegam_update_uvd_smc_table()
1321 table->UvdBootLevel = 0; in vegam_populate_smc_uvd_level()
2186 case UvdBootLevel: in vegam_get_offsetof()
2187 return offsetof(SMU75_Discrete_DpmTable, UvdBootLevel); in vegam_get_offsetof()
H A Dfiji_smumgr.c1565 table->UvdBootLevel = 0; in fiji_populate_smc_uvd_level()
2326 case UvdBootLevel: in fiji_get_offsetof()
2327 return offsetof(SMU73_Discrete_DpmTable, UvdBootLevel); in fiji_get_offsetof()
2372 smu_data->smc_state_table.UvdBootLevel = 0; in fiji_update_uvd_smc_table()
2374 smu_data->smc_state_table.UvdBootLevel = in fiji_update_uvd_smc_table()
2377 UvdBootLevel); in fiji_update_uvd_smc_table()
2383 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in fiji_update_uvd_smc_table()
2393 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel), in fiji_update_uvd_smc_table()
H A Dpolaris10_smumgr.c1534 table->UvdBootLevel = 0; in polaris10_populate_smc_uvd_level()
2288 smu_data->smc_state_table.UvdBootLevel = 0; in polaris10_update_uvd_smc_table()
2290 smu_data->smc_state_table.UvdBootLevel = in polaris10_update_uvd_smc_table()
2293 UvdBootLevel); in polaris10_update_uvd_smc_table()
2299 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in polaris10_update_uvd_smc_table()
2309 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel), in polaris10_update_uvd_smc_table()
2451 case UvdBootLevel: in polaris10_get_offsetof()
2452 return offsetof(SMU74_Discrete_DpmTable, UvdBootLevel); in polaris10_get_offsetof()
H A Dtonga_smumgr.c1321 table->UvdBootLevel = 0; in tonga_populate_smc_uvd_level()
2637 case UvdBootLevel: in tonga_get_offsetof()
2638 return offsetof(SMU72_Discrete_DpmTable, UvdBootLevel); in tonga_get_offsetof()
2683 smu_data->smc_state_table.UvdBootLevel = 0; in tonga_update_uvd_smc_table()
2685 smu_data->smc_state_table.UvdBootLevel = in tonga_update_uvd_smc_table()
2688 offsetof(SMU72_Discrete_DpmTable, UvdBootLevel); in tonga_update_uvd_smc_table()
2694 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in tonga_update_uvd_smc_table()
2705 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel), in tonga_update_uvd_smc_table()
H A Dci_smumgr.c2012 table->UvdBootLevel = 0; in ci_init_smc_table()
2871 smu_data->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_smc_table()
2873 smu_data->smc_state_table.UvdBootLevel = uvd_table->count - 1; in ci_update_uvd_smc_table()
2876 UvdBootLevel, smu_data->smc_state_table.UvdBootLevel); in ci_update_uvd_smc_table()
/openbsd/sys/dev/pci/drm/radeon/
H A Dsmu7_fusion.h240 uint8_t UvdBootLevel; member
H A Dsmu7_discrete.h336 uint8_t UvdBootLevel; member
H A Dci_dpm.c3583 table->UvdBootLevel = 0; in ci_init_smc_table()
4046 pi->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_dpm()
4048 pi->smc_state_table.UvdBootLevel = in ci_update_uvd_dpm()
4053 tmp |= UvdBootLevel(pi->smc_state_table.UvdBootLevel); in ci_update_uvd_dpm()
H A Dcikd.h51 # define UvdBootLevel(x) ((x) << 24) macro
H A Dkv_dpm.c1266 offsetof(SMU7_Fusion_DpmTable, UvdBootLevel), in kv_update_uvd_dpm()
/openbsd/sys/dev/pci/drm/amd/pm/legacy-dpm/
H A Damdgpu_kv_dpm.c1521 offsetof(SMU7_Fusion_DpmTable, UvdBootLevel), in kv_update_uvd_dpm()