Home
last modified time | relevance | path

Searched refs:VoltageLevel (Results 1 – 15 of 15) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c366 mode_lib->vba.OutputBppPerState[mode_lib->vba.VoltageLevel][k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
538 mode_lib->vba.VoltageLevel, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
613 v->WritebackDelay[mode_lib->vba.VoltageLevel][k] = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
617 v->WritebackDelay[mode_lib->vba.VoltageLevel][k] = in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
618 dml_max(v->WritebackDelay[mode_lib->vba.VoltageLevel][k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
637 v->WritebackDelay[mode_lib->vba.VoltageLevel][k] = in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
638 v->WritebackDelay[mode_lib->vba.VoltageLevel][j]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
711 k, v->WritebackDelay[mode_lib->vba.VoltageLevel][k]); in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1193 v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1446 dml_ceil(v->WritebackDelay[mode_lib->vba.VoltageLevel][k] in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
H A Ddcn32_fpu.c549 unsigned int vlevel = context->bw_ctx.dml.vba.VoltageLevel; in dcn32_set_phantom_stream_timing()
591 num_dpp = vba->NoOfDPP[vba->VoltageLevel][vba->maxMpcComb][vba->pipe_plane[pipe_idx]]; in dcn32_set_phantom_stream_timing()
705 …(vba->ActiveDRAMClockChangeLatencyMarginPerState[vba->VoltageLevel][vba->maxMpcComb][vba->pipe_pla… in dcn32_assign_subvp_pipe()
706 …(vba->ActiveDRAMClockChangeLatencyMarginPerState[vba->VoltageLevel][vba->maxMpcComb][vba->pipe_pla… in dcn32_assign_subvp_pipe()
1179 vba->VoltageLevel = *vlevel; in dcn32_full_validate_bw_helper()
1277 vba->VoltageLevel = *vlevel; in dcn32_full_validate_bw_helper()
1294 vba->VoltageLevel = *vlevel; in dcn32_full_validate_bw_helper()
1435 …if (vba->ActiveDRAMClockChangeLatencyMarginPerState[vba->VoltageLevel][vba->maxMpcComb][vba->pipe_… in dcn32_calculate_dlg_params()
1705 vba->VoltageLevel = vlevel; in dcn32_internal_validate_bw()
1934 vba->VoltageLevel = i; in dcn32_internal_validate_bw()
[all …]
H A Ddisplay_mode_vba_util_32.h691 const int VoltageLevel,
698 const int VoltageLevel,
H A Ddisplay_mode_vba_util_32.c3282 const int VoltageLevel, in dml32_get_return_bw_mbps() argument
3294 IdealDRAMBandwidth * (VoltageLevel < 2 ? soc->pct_ideal_dram_bw_after_urgent_strobe : in dml32_get_return_bw_mbps()
3298 IdealDRAMBandwidth * (VoltageLevel < 2 ? soc->pct_ideal_dram_bw_after_urgent_strobe : in dml32_get_return_bw_mbps()
3307 dml_print("DML::%s: VoltageLevel = %d\n", __func__, VoltageLevel); in dml32_get_return_bw_mbps()
3325 const int VoltageLevel, in dml32_get_return_bw_mbps_vm_only() argument
3335 * (VoltageLevel < 2 ? in dml32_get_return_bw_mbps_vm_only()
3339 dml_print("DML::%s: VoltageLevel = %d\n", __func__, VoltageLevel); in dml32_get_return_bw_mbps_vm_only()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20.c1982 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1995 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = 0; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1999 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2001 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2021 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2022 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][j]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2031 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
5078 mode_lib->vba.VoltageLevel = mode_lib->vba.soc.num_states + 1; in dml20_ModeSupportAndSystemConfigurationFull()
5081 mode_lib->vba.VoltageLevel = i; in dml20_ModeSupportAndSystemConfigurationFull()
5114 locals->RequiresDSC[mode_lib->vba.VoltageLevel][k]; in dml20_ModeSupportAndSystemConfigurationFull()
[all …]
H A Ddisplay_mode_vba_20v2.c2018 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2031 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = 0; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2035 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2037 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2057 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] = in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2058 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][j]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2067 mode_lib->vba.WritebackDelay[mode_lib->vba.VoltageLevel][k] in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
5194 mode_lib->vba.VoltageLevel = mode_lib->vba.soc.num_states + 1; in dml20v2_ModeSupportAndSystemConfigurationFull()
5197 mode_lib->vba.VoltageLevel = i; in dml20v2_ModeSupportAndSystemConfigurationFull()
5230 locals->RequiresDSC[mode_lib->vba.VoltageLevel][k]; in dml20v2_ModeSupportAndSystemConfigurationFull()
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.c79 return mode_lib->vba.VoltageLevel; in dml_get_voltage_level()
377 if (soc->clock_limits[i].state == mode_lib->vba.VoltageLevel) in fetch_socbb_params()
1083 mode_lib->vba.VoltageLevel = mode_lib->vba.cache_pipes[0].clks_cfg.voltage; in ModeSupportAndSystemConfiguration()
1084 …mode_lib->vba.ReturnBW = mode_lib->vba.ReturnBWPerState[mode_lib->vba.VoltageLevel][mode_lib->vba.… in ModeSupportAndSystemConfiguration()
1086 mode_lib->vba.ReturnBW = mode_lib->vba.ReturnBWPerState[mode_lib->vba.VoltageLevel][0]; in ModeSupportAndSystemConfiguration()
1087 ….FabricAndDRAMBandwidth = mode_lib->vba.FabricAndDRAMBandwidthPerState[mode_lib->vba.VoltageLevel]; in ModeSupportAndSystemConfiguration()
1098 mode_lib->vba.DISPCLK = soc->clock_limits[mode_lib->vba.VoltageLevel].dispclk_mhz; in ModeSupportAndSystemConfiguration()
1112 mode_lib->vba.DPPCLK[k] = soc->clock_limits[mode_lib->vba.VoltageLevel].dppclk_mhz; in ModeSupportAndSystemConfiguration()
H A Ddisplay_mode_vba.h433 int VoltageLevel; member
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c2044 locals->WritebackDelay[mode_lib->vba.VoltageLevel][k] = in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2057 locals->WritebackDelay[mode_lib->vba.VoltageLevel][k] = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2061 locals->WritebackDelay[mode_lib->vba.VoltageLevel][k] = in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2063 locals->WritebackDelay[mode_lib->vba.VoltageLevel][k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2083 locals->WritebackDelay[mode_lib->vba.VoltageLevel][k] = in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2084 locals->WritebackDelay[mode_lib->vba.VoltageLevel][j]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
5196 mode_lib->vba.VoltageLevel = mode_lib->vba.soc.num_states + 1; in dml21_ModeSupportAndSystemConfigurationFull()
5199 mode_lib->vba.VoltageLevel = i; in dml21_ModeSupportAndSystemConfigurationFull()
5231 locals->ODMCombineEnablePerState[mode_lib->vba.VoltageLevel][k]; in dml21_ModeSupportAndSystemConfigurationFull()
5236 locals->RequiresDSC[mode_lib->vba.VoltageLevel][k]; in dml21_ModeSupportAndSystemConfigurationFull()
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c2135 double BPP = v->OutputBppPerState[k][v->VoltageLevel]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2364 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackLatency + in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2374 v->WritebackDelay[v->VoltageLevel][k] = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2378 v->WritebackDelay[v->VoltageLevel][k] = dml_max(v->WritebackDelay[v->VoltageLevel][k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2396 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackDelay[v->VoltageLevel][j]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
5165 v->VoltageLevel = i; in dml30_ModeSupportAndSystemConfigurationFull()
5179 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine]; in dml30_ModeSupportAndSystemConfigurationFull()
5180 v->DRAMSpeed = v->DRAMSpeedPerState[v->VoltageLevel]; in dml30_ModeSupportAndSystemConfigurationFull()
5181 v->FabricClock = v->FabricClockPerState[v->VoltageLevel]; in dml30_ModeSupportAndSystemConfigurationFull()
5182 v->SOCCLK = v->SOCCLKPerState[v->VoltageLevel]; in dml30_ModeSupportAndSystemConfigurationFull()
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c2515 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackLatency
2526 v->WritebackDelay[v->VoltageLevel][k] = 0;
2529 v->WritebackDelay[v->VoltageLevel][k] = dml_max(
2530 v->WritebackDelay[v->VoltageLevel][k],
2549 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackDelay[v->VoltageLevel][j];
2559 (double) v->WritebackDelay[v->VoltageLevel][k]
5532 v->VoltageLevel = i;
5546 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine];
5547 v->DRAMSpeed = v->DRAMSpeedPerState[v->VoltageLevel];
5548 v->FabricClock = v->FabricClockPerState[v->VoltageLevel];
[all …]
H A Ddcn31_fpu.c471 …if (context->bw_ctx.dml.vba.DRAMClockChangeSupport[context->bw_ctx.dml.vba.VoltageLevel][context->… in dcn315_update_soc_for_wm_a()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c2536 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackLatency
2547 v->WritebackDelay[v->VoltageLevel][k] = 0;
2550 v->WritebackDelay[v->VoltageLevel][k] = dml_max(
2551 v->WritebackDelay[v->VoltageLevel][k],
2570 v->WritebackDelay[v->VoltageLevel][k] = v->WritebackDelay[v->VoltageLevel][j];
2583 v->WritebackDelay[v->VoltageLevel][k]);
5627 v->VoltageLevel = i;
5641 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine];
5642 v->DRAMSpeed = v->DRAMSpeedPerState[v->VoltageLevel];
5643 v->FabricClock = v->FabricClockPerState[v->VoltageLevel];
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c804 if (vba->DRAMClockChangeSupport[vba->VoltageLevel][vba->maxMpcComb] != in get_mclk_switch_visual_confirm_color()
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn30/
H A Ddcn30_resource.c1647 context->bw_ctx.dml.vba.VoltageLevel = 0; in dcn30_internal_validate_bw()
1868 context->bw_ctx.dml.vba.VoltageLevel = vlevel; in dcn30_internal_validate_bw()