Searched refs:cts_32khz (Results 1 – 15 of 15) sorted by relevance
/openbsd/sys/dev/pci/drm/amd/amdgpu/ |
H A D | amdgpu_afmt.c | 100 amdgpu_afmt_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in amdgpu_afmt_acr()
|
H A D | amdgpu.h | 1417 int cts_32khz; member
|
H A D | dce_v6_0.c | 1426 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v6_0_audio_set_acr()
|
H A D | dce_v8_0.c | 1455 WREG32(mmHDMI_ACR_32_0 + offset, (acr.cts_32khz << HDMI_ACR_32_0__HDMI_ACR_CTS_32__SHIFT)); in dce_v8_0_afmt_update_ACR()
|
H A D | dce_v10_0.c | 1489 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v10_0_afmt_update_ACR()
|
H A D | dce_v11_0.c | 1538 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v11_0_afmt_update_ACR()
|
/openbsd/sys/dev/pci/drm/radeon/ |
H A D | dce3_1_afmt.c | 181 HDMI0_ACR_CTS_32(acr->cts_32khz), in dce3_2_hdmi_update_acr()
|
H A D | evergreen_hdmi.c | 88 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
|
H A D | r600_hdmi.c | 194 HDMI0_ACR_CTS_32(acr->cts_32khz), in r600_hdmi_update_acr()
|
H A D | radeon_audio.c | 555 radeon_audio_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000); in radeon_audio_acr()
|
H A D | radeon.h | 2949 int cts_32khz; member
|
/openbsd/sys/dev/pci/drm/amd/display/dc/inc/hw/ |
H A D | stream_encoder.h | 61 uint32_t cts_32khz; member
|
/openbsd/sys/dev/pci/drm/amd/display/dc/dce/ |
H A D | dce_stream_encoder.c | 1223 audio_clock_info->cts_32khz = actual_pixel_clock_100Hz / 10; in get_audio_clock_info() 1299 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in dce110_se_setup_hdmi_audio()
|
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn10/ |
H A D | dcn10_stream_encoder.c | 1216 audio_clock_info->cts_32khz = actual_pixel_clock_100Hz / 10; in get_audio_clock_info() 1286 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc1_se_setup_hdmi_audio()
|
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn30/ |
H A D | dcn30_dio_stream_encoder.c | 794 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc3_se_setup_hdmi_audio()
|