Searched refs:getNumRegClasses (Results 1 – 11 of 11) sorted by relevance
| /openbsd/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify()
100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print()
104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
| H A D | RegisterClassInfo.cpp | 51 RegClass.reset(new RCInfo[TRI->getNumRegClasses()]); in runOnMachineFunction()
|
| H A D | RegAllocFast.cpp | 1104 assert(RegClassDefCounts.size() == TRI->getNumRegClasses()); in addRegClassDefCounts()
1110 for (unsigned RCIdx = 0, RCIdxEnd = TRI->getNumRegClasses(); in addRegClassDefCounts()
1121 for (unsigned RCIdx = 0, RCIdxEnd = TRI->getNumRegClasses(); in addRegClassDefCounts()
1215 std::vector<unsigned> RegClassDefCounts(TRI->getNumRegClasses(), 0); in allocateInstruction()
|
| H A D | TargetRegisterInfo.cpp | 282 for (unsigned I = 0, E = TRI->getNumRegClasses(); I < E; I += 32) in firstCommonClass()
|
| H A D | TargetLoweringBase.cpp | 1268 BitVector SuperRegRC(TRI->getNumRegClasses()); in findRepresentativeClass()
|
| /openbsd/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 761 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo()
772 unsigned getNumRegClasses() const { in getNumRegClasses() function
779 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass()
1189 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32),
1288 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
| /openbsd/gnu/llvm/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 537 unsigned getNumRegClasses() const { in getNumRegClasses() function
544 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ResourcePriorityQueue.cpp | 54 unsigned NumRC = TRI->getNumRegClasses(); in ResourcePriorityQueue()
|
| H A D | ScheduleDAGRRList.cpp | 1776 unsigned NumRC = TRI->getNumRegClasses(); in RegReductionPQBase()
|
| /openbsd/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXAsmPrinter.cpp | 1727 for (unsigned i=0; i< TRI->getNumRegClasses(); i++) { in setAndEmitFunctionVirtualRegisters()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIParser.cpp | 275 for (unsigned I = 0, E = TRI->getNumRegClasses(); I < E; ++I) { in initNames2RegClasses()
|