Home
last modified time | relevance | path

Searched refs:grph (Results 1 – 19 of 19) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dcn30/
H A Ddcn30_hubbub.c343 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub3_get_dcc_compression_cap()
344 output->grph.rgb.max_compressed_blk_size = 256; in hubbub3_get_dcc_compression_cap()
345 output->grph.rgb.independent_64b_blks = false; in hubbub3_get_dcc_compression_cap()
350 output->grph.rgb.max_uncompressed_blk_size = 128; in hubbub3_get_dcc_compression_cap()
351 output->grph.rgb.max_compressed_blk_size = 128; in hubbub3_get_dcc_compression_cap()
352 output->grph.rgb.independent_64b_blks = false; in hubbub3_get_dcc_compression_cap()
358 output->grph.rgb.max_compressed_blk_size = 64; in hubbub3_get_dcc_compression_cap()
359 output->grph.rgb.independent_64b_blks = true; in hubbub3_get_dcc_compression_cap()
360 output->grph.rgb.dcc_controls.dcc_256_64_64 = 1; in hubbub3_get_dcc_compression_cap()
364 output->grph.rgb.max_compressed_blk_size = 128; in hubbub3_get_dcc_compression_cap()
[all …]
H A Ddcn30_hubp.c108 if (address->grph.addr.quad_part == 0) in hubp3_program_surface_flip_and_addr()
115 if (address->grph.meta_addr.quad_part != 0) { in hubp3_program_surface_flip_and_addr()
118 address->grph.meta_addr.high_part); in hubp3_program_surface_flip_and_addr()
122 address->grph.meta_addr.low_part); in hubp3_program_surface_flip_and_addr()
127 address->grph.addr.high_part); in hubp3_program_surface_flip_and_addr()
131 address->grph.addr.low_part); in hubp3_program_surface_flip_and_addr()
H A Ddcn30_hwseq.c743 plane->address.grph.cursor_cache_addr.quad_part; in dcn30_apply_idle_power_optimizations()
850 (plane->address.grph.cursor_cache_addr.quad_part + 2047) & ~2047; in dcn30_apply_idle_power_optimizations()
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn20/
H A Ddcn20_hubbub.c285 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub2_get_dcc_compression_cap()
286 output->grph.rgb.max_compressed_blk_size = 256; in hubbub2_get_dcc_compression_cap()
287 output->grph.rgb.independent_64b_blks = false; in hubbub2_get_dcc_compression_cap()
290 output->grph.rgb.max_uncompressed_blk_size = 128; in hubbub2_get_dcc_compression_cap()
291 output->grph.rgb.max_compressed_blk_size = 128; in hubbub2_get_dcc_compression_cap()
292 output->grph.rgb.independent_64b_blks = false; in hubbub2_get_dcc_compression_cap()
295 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub2_get_dcc_compression_cap()
296 output->grph.rgb.max_compressed_blk_size = 64; in hubbub2_get_dcc_compression_cap()
297 output->grph.rgb.independent_64b_blks = true; in hubbub2_get_dcc_compression_cap()
H A Ddcn20_hubp.c740 if (address->grph.addr.quad_part == 0) in hubp2_program_surface_flip_and_addr()
747 if (address->grph.meta_addr.quad_part != 0) { in hubp2_program_surface_flip_and_addr()
750 address->grph.meta_addr.high_part); in hubp2_program_surface_flip_and_addr()
754 address->grph.meta_addr.low_part); in hubp2_program_surface_flip_and_addr()
759 address->grph.addr.high_part); in hubp2_program_surface_flip_and_addr()
763 address->grph.addr.low_part); in hubp2_program_surface_flip_and_addr()
920 SURFACE_EARLIEST_INUSE_ADDRESS, &earliest_inuse_address.grph.addr.low_part); in hubp2_is_flip_pending()
923 SURFACE_EARLIEST_INUSE_ADDRESS_HIGH, &earliest_inuse_address.grph.addr.high_part); in hubp2_is_flip_pending()
928 if (earliest_inuse_address.grph.addr.quad_part != hubp->request_address.grph.addr.quad_part) in hubp2_is_flip_pending()
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn31/
H A Ddcn31_hubbub.c848 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub31_get_dcc_compression_cap()
849 output->grph.rgb.max_compressed_blk_size = 256; in hubbub31_get_dcc_compression_cap()
850 output->grph.rgb.independent_64b_blks = false; in hubbub31_get_dcc_compression_cap()
855 output->grph.rgb.max_uncompressed_blk_size = 128; in hubbub31_get_dcc_compression_cap()
856 output->grph.rgb.max_compressed_blk_size = 128; in hubbub31_get_dcc_compression_cap()
857 output->grph.rgb.independent_64b_blks = false; in hubbub31_get_dcc_compression_cap()
863 output->grph.rgb.max_compressed_blk_size = 64; in hubbub31_get_dcc_compression_cap()
864 output->grph.rgb.independent_64b_blks = true; in hubbub31_get_dcc_compression_cap()
865 output->grph.rgb.dcc_controls.dcc_256_64_64 = 1; in hubbub31_get_dcc_compression_cap()
869 output->grph.rgb.max_compressed_blk_size = 128; in hubbub31_get_dcc_compression_cap()
[all …]
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn10/
H A Ddcn10_hubbub.c907 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub1_get_dcc_compression_cap()
908 output->grph.rgb.max_compressed_blk_size = 256; in hubbub1_get_dcc_compression_cap()
909 output->grph.rgb.independent_64b_blks = false; in hubbub1_get_dcc_compression_cap()
912 output->grph.rgb.max_uncompressed_blk_size = 128; in hubbub1_get_dcc_compression_cap()
913 output->grph.rgb.max_compressed_blk_size = 128; in hubbub1_get_dcc_compression_cap()
914 output->grph.rgb.independent_64b_blks = false; in hubbub1_get_dcc_compression_cap()
917 output->grph.rgb.max_uncompressed_blk_size = 256; in hubbub1_get_dcc_compression_cap()
918 output->grph.rgb.max_compressed_blk_size = 64; in hubbub1_get_dcc_compression_cap()
919 output->grph.rgb.independent_64b_blks = true; in hubbub1_get_dcc_compression_cap()
H A Ddcn10_hubp.c388 if (address->grph.addr.quad_part == 0) in hubp1_program_surface_flip_and_addr()
395 if (address->grph.meta_addr.quad_part != 0) { in hubp1_program_surface_flip_and_addr()
398 address->grph.meta_addr.high_part); in hubp1_program_surface_flip_and_addr()
402 address->grph.meta_addr.low_part); in hubp1_program_surface_flip_and_addr()
407 address->grph.addr.high_part); in hubp1_program_surface_flip_and_addr()
411 address->grph.addr.low_part); in hubp1_program_surface_flip_and_addr()
744 SURFACE_EARLIEST_INUSE_ADDRESS, &earliest_inuse_address.grph.addr.low_part); in hubp1_is_flip_pending()
747 SURFACE_EARLIEST_INUSE_ADDRESS_HIGH, &earliest_inuse_address.grph.addr.high_part); in hubp1_is_flip_pending()
752 if (earliest_inuse_address.grph.addr.quad_part != hubp->request_address.grph.addr.quad_part) in hubp1_is_flip_pending()
/openbsd/sys/dev/pci/drm/amd/display/dc/core/
H A Ddc_debug.c83 plane_state->address.grph.addr.quad_part, in pre_surface_trace()
84 plane_state->address.grph.meta_addr.quad_part, in pre_surface_trace()
195 update->flip_addr->address.grph.addr.quad_part, in update_surface_trace()
196 update->flip_addr->address.grph.meta_addr.quad_part, in update_surface_trace()
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn21/
H A Ddcn21_hubp.c707 if (address->grph.addr.quad_part == 0) { in hubp21_program_surface_flip_and_addr()
712 if (address->grph.meta_addr.quad_part != 0) { in hubp21_program_surface_flip_and_addr()
714 address->grph.meta_addr.low_part; in hubp21_program_surface_flip_and_addr()
716 address->grph.meta_addr.high_part; in hubp21_program_surface_flip_and_addr()
720 address->grph.addr.low_part; in hubp21_program_surface_flip_and_addr()
722 address->grph.addr.high_part; in hubp21_program_surface_flip_and_addr()
/openbsd/sys/dev/pci/drm/amd/display/dc/dce60/
H A Ddce60_hw_sequencer.c351 pipe_ctx->plane_state->address.grph.addr.high_part, in dce60_program_front_end_for_pipe()
352 pipe_ctx->plane_state->address.grph.addr.low_part, in dce60_program_front_end_for_pipe()
/openbsd/sys/dev/pci/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_plane.c301 output.grph.rgb.independent_64b_blks != 0) in validate_dcc()
347 address->grph.meta_addr.low_part = lower_32_bits(dcc_address); in fill_gfx9_plane_attributes_from_modifiers()
348 address->grph.meta_addr.high_part = upper_32_bits(dcc_address); in fill_gfx9_plane_attributes_from_modifiers()
787 address->grph.addr.low_part = lower_32_bits(addr); in amdgpu_dm_plane_fill_plane_buffer_attributes()
788 address->grph.addr.high_part = upper_32_bits(addr); in amdgpu_dm_plane_fill_plane_buffer_attributes()
H A Damdgpu_dm.c8254 bundle->flip_addrs[planes_count].address.grph.addr.high_part, in amdgpu_dm_commit_planes()
8255 bundle->flip_addrs[planes_count].address.grph.addr.low_part); in amdgpu_dm_commit_planes()
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn201/
H A Ddcn201_hwseq.c109 gpu_addr_to_uma(hwseq, &addr->grph.addr); in plane_address_in_gpu_space_to_uma()
110 gpu_addr_to_uma(hwseq, &addr->grph.meta_addr); in plane_address_in_gpu_space_to_uma()
/openbsd/sys/dev/pci/drm/amd/display/dc/dce/
H A Ddce_mem_input.c853 if (address->grph.addr.quad_part == 0) in dce_mi_program_surface_flip_and_addr()
855 program_pri_addr(dce_mi, address->grph.addr); in dce_mi_program_surface_flip_and_addr()
/openbsd/sys/dev/pci/drm/amd/display/dc/
H A Ddc_hw_types.h77 } grph; member
H A Ddc.h316 } grph; member
/openbsd/sys/dev/pci/drm/amd/display/dc/dce110/
H A Ddce110_mem_input_v.c138 addr->grph.addr); in program_addr()
H A Ddce110_hw_sequencer.c2769 pipe_ctx->plane_state->address.grph.addr.high_part, in dce110_program_front_end_for_pipe()
2770 pipe_ctx->plane_state->address.grph.addr.low_part, in dce110_program_front_end_for_pipe()