Home
last modified time | relevance | path

Searched refs:htaps (Results 1 – 23 of 23) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dml/
H A Ddisplay_mode_lib.c258 dml_print("DML PARAMS: htaps = %d\n", scale_taps->htaps); in dml_log_pipe_params()
H A Ddisplay_mode_structs.h501 unsigned int htaps; member
H A Ddisplay_mode_vba.c599 mode_lib->vba.htaps[mode_lib->vba.NumberOfActivePlanes] = taps->htaps; in fetch_pipe_params()
H A Ddisplay_mode_vba.h467 unsigned int htaps[DC__NUM_DPP__MAX]; member
H A Ddml1_display_rq_dlg_calc.c1217 htaps_l = e2e_pipe_param->pipe.scale_taps.htaps; in dml1_rq_dlg_get_dlg_params()
/openbsd/sys/dev/pci/drm/amd/display/dc/inc/
H A Ddcn_calcs.h202 float htaps[number_of_planes_minus_one + 1]; member
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20.c1124 mode_lib->vba.htaps[k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1146 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3306 || mode_lib->vba.htaps[k] != 1.0 in dml20_ModeSupportAndSystemConfigurationFull()
3311 || mode_lib->vba.htaps[k] < 1.0 || mode_lib->vba.htaps[k] > 8.0 in dml20_ModeSupportAndSystemConfigurationFull()
3312 || (mode_lib->vba.htaps[k] > 1.0 in dml20_ModeSupportAndSystemConfigurationFull()
3313 && (mode_lib->vba.htaps[k] % 2) == 1) in dml20_ModeSupportAndSystemConfigurationFull()
3316 || mode_lib->vba.HRatio[k] > mode_lib->vba.htaps[k] in dml20_ModeSupportAndSystemConfigurationFull()
3675 mode_lib->vba.htaps[k] in dml20_ModeSupportAndSystemConfigurationFull()
3696 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0) in dml20_ModeSupportAndSystemConfigurationFull()
3740 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0 in dml20_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_mode_vba_20v2.c1184 mode_lib->vba.htaps[k] in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1206 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3413 || mode_lib->vba.htaps[k] != 1.0 in dml20v2_ModeSupportAndSystemConfigurationFull()
3418 || mode_lib->vba.htaps[k] < 1.0 || mode_lib->vba.htaps[k] > 8.0 in dml20v2_ModeSupportAndSystemConfigurationFull()
3419 || (mode_lib->vba.htaps[k] > 1.0 in dml20v2_ModeSupportAndSystemConfigurationFull()
3420 && (mode_lib->vba.htaps[k] % 2) == 1) in dml20v2_ModeSupportAndSystemConfigurationFull()
3423 || mode_lib->vba.HRatio[k] > mode_lib->vba.htaps[k] in dml20v2_ModeSupportAndSystemConfigurationFull()
3782 mode_lib->vba.htaps[k] in dml20v2_ModeSupportAndSystemConfigurationFull()
3803 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0) in dml20v2_ModeSupportAndSystemConfigurationFull()
3847 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0 in dml20v2_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_rq_dlg_calc_20.c984 htaps_l = taps->htaps; in dml20_rq_dlg_get_dlg_params()
H A Ddisplay_rq_dlg_calc_20v2.c985 htaps_l = taps->htaps; in dml20v2_rq_dlg_get_dlg_params()
H A Ddcn20_fpu.c1567 pipes[pipe_cnt].pipe.scale_taps.htaps = 1; in dcn20_populate_dml_pipes_from_context()
1672 pipes[pipe_cnt].pipe.scale_taps.htaps = scl->taps.h_taps; in dcn20_populate_dml_pipes_from_context()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c1508 mode_lib->vba.htaps[k] in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1530 if ((mode_lib->vba.htaps[k] > 6 || mode_lib->vba.vtaps[k] > 6) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3540 || mode_lib->vba.htaps[k] != 1.0 in dml21_ModeSupportAndSystemConfigurationFull()
3545 || mode_lib->vba.htaps[k] < 1.0 || mode_lib->vba.htaps[k] > 8.0 in dml21_ModeSupportAndSystemConfigurationFull()
3546 || (mode_lib->vba.htaps[k] > 1.0 in dml21_ModeSupportAndSystemConfigurationFull()
3547 && (mode_lib->vba.htaps[k] % 2) == 1) in dml21_ModeSupportAndSystemConfigurationFull()
3550 || mode_lib->vba.HRatio[k] > mode_lib->vba.htaps[k] in dml21_ModeSupportAndSystemConfigurationFull()
3871 mode_lib->vba.htaps[k] in dml21_ModeSupportAndSystemConfigurationFull()
3892 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0) in dml21_ModeSupportAndSystemConfigurationFull()
3936 if ((mode_lib->vba.htaps[k] > 6.0 || mode_lib->vba.vtaps[k] > 6.0 in dml21_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_rq_dlg_calc_21.c1036 htaps_l = taps->htaps; in dml_rq_dlg_get_dlg_params()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c1905 v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1)); in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1916 if ((v->htaps[k] > 6 || v->vtaps[k] > 6) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3575 || v->htaps[k] != 1.0 in dml30_ModeSupportAndSystemConfigurationFull()
3580 || v->htaps[k] < 1.0 || v->htaps[k] > 8.0 in dml30_ModeSupportAndSystemConfigurationFull()
3581 || (v->htaps[k] > 1.0 in dml30_ModeSupportAndSystemConfigurationFull()
3582 && (v->htaps[k] % 2) == 1) in dml30_ModeSupportAndSystemConfigurationFull()
3585 || v->HRatio[k] > v->htaps[k] in dml30_ModeSupportAndSystemConfigurationFull()
3758 …DCHUBToPSCLThroughput, v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1.0)); in dml30_ModeSupportAndSystemConfigurationFull()
3766 …if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0) && v->MinDPPCLKUsingSingleDPP[k] < 2.0 * v->PixelCloc… in dml30_ModeSupportAndSystemConfigurationFull()
3781 … if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0 || v->HTAPsChroma[k] > 6.0 || v->VTAPsChroma[k] > 6.0) in dml30_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_rq_dlg_calc_30.c1096 htaps_l = taps->htaps; in dml_rq_dlg_get_dlg_params()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c2055 v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1));
2065 if ((v->htaps[k] > 6 || v->vtaps[k] > 6) && v->DPPCLKUsingSingleDPPLuma < 2 * v->PixelClock[k]) {
3828 && v->SourcePixelFormat[k] != dm_rgbe_alpha) || v->HRatio[k] != 1.0 || v->htaps[k] != 1.0
3831 } else if (v->vtaps[k] < 1.0 || v->vtaps[k] > 8.0 || v->htaps[k] < 1.0 || v->htaps[k] > 8.0
3832 || (v->htaps[k] > 1.0 && (v->htaps[k] % 2) == 1) || v->HRatio[k] > v->MaxHSCLRatio
3833 || v->VRatio[k] > v->MaxVSCLRatio || v->HRatio[k] > v->htaps[k]
3964 v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1.0));
3975 …if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0) && v->MinDPPCLKUsingSingleDPP[k] < 2.0 * v->PixelCloc…
3993 … if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0 || v->HTAPsChroma[k] > 6.0 || v->VTAPsChroma[k] > 6.0)
H A Ddisplay_rq_dlg_calc_31.c1015 htaps_l = taps->htaps; in dml_rq_dlg_get_dlg_params()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c2076 v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1));
2086 if ((v->htaps[k] > 6 || v->vtaps[k] > 6) && v->DPPCLKUsingSingleDPPLuma < 2 * v->PixelClock[k]) {
3923 && v->SourcePixelFormat[k] != dm_rgbe_alpha) || v->HRatio[k] != 1.0 || v->htaps[k] != 1.0
3926 } else if (v->vtaps[k] < 1.0 || v->vtaps[k] > 8.0 || v->htaps[k] < 1.0 || v->htaps[k] > 8.0
3927 || (v->htaps[k] > 1.0 && (v->htaps[k] % 2) == 1) || v->HRatio[k] > v->MaxHSCLRatio
3928 || v->VRatio[k] > v->MaxVSCLRatio || v->HRatio[k] > v->htaps[k]
4057 v->MaxPSCLToLBThroughput * v->HRatio[k] / dml_ceil(v->htaps[k] / 6.0, 1.0));
4068 …if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0) && v->MinDPPCLKUsingSingleDPP[k] < 2.0 * v->PixelCloc…
4086 … if ((v->htaps[k] > 6.0 || v->vtaps[k] > 6.0 || v->HTAPsChroma[k] > 6.0 || v->VTAPsChroma[k] > 6.0)
H A Ddisplay_rq_dlg_calc_314.c1102 htaps_l = taps->htaps; in dml_rq_dlg_get_dlg_params()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c125 mode_lib->vba.htaps[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1757 || mode_lib->vba.HRatio[k] != 1.0 || mode_lib->vba.htaps[k] != 1.0 in dml32_ModeSupportAndSystemConfigurationFull()
1760 …} else if (mode_lib->vba.vtaps[k] < 1.0 || mode_lib->vba.vtaps[k] > 8.0 || mode_lib->vba.htaps[k] … in dml32_ModeSupportAndSystemConfigurationFull()
1761 || mode_lib->vba.htaps[k] > 8.0 in dml32_ModeSupportAndSystemConfigurationFull()
1762 || (mode_lib->vba.htaps[k] > 1.0 && (mode_lib->vba.htaps[k] % 2) == 1) in dml32_ModeSupportAndSystemConfigurationFull()
1765 || mode_lib->vba.HRatio[k] > mode_lib->vba.htaps[k] in dml32_ModeSupportAndSystemConfigurationFull()
1906 mode_lib->vba.htaps[k], mode_lib->vba.HTAPsChroma[k], mode_lib->vba.vtaps[k], in dml32_ModeSupportAndSystemConfigurationFull()
H A Ddcn32_fpu.c411 pipe_e2e->pipe.scale_taps.htaps, in dcn32_predict_pipe_split()
/openbsd/sys/dev/pci/drm/amd/display/dc/dml/calcs/
H A Ddcn_calc_auto.c84 v->htaps[k] = v->override_hta_ps[k]; in scaler_settings_calculation()
87 v->htaps[k] = v->acceptable_quality_hta_ps; in scaler_settings_calculation()
132 …max_hscl_ratio || v->v_ratio[k] > v->max_vscl_ratio || v->h_ratio[k] > v->htaps[k] || v->v_ratio[k… in mode_support_and_system_configuration()
324 …scl_throughput, v->max_pscl_tolb_throughput * v->h_ratio[k] /dcn_bw_ceil2(v->htaps[k] / 6.0, 1.0)); in mode_support_and_system_configuration()
1185 …scl_throughput, v->max_pscl_tolb_throughput * v->h_ratio[k] /dcn_bw_ceil2(v->htaps[k] / 6.0, 1.0)); in dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation()
H A Ddcn_calcs.c398 input->scale_taps.htaps = pipe->plane_res.scl_data.taps.h_taps; in pipe_ctx_to_e2e_pipe_params()