| /openbsd/gnu/llvm/llvm/include/llvm/MC/ |
| H A D | MCInstrAnalysis.h | 59 virtual bool isReturn(const MCInst &Inst) const { in isReturn() function
60 return Info->get(Inst.getOpcode()).isReturn(); in isReturn()
|
| H A D | MCInstrDesc.h | 280 bool isReturn() const { return Flags & (1ULL << MCID::Return); } in isReturn() function
|
| /openbsd/gnu/llvm/llvm/lib/Target/Lanai/ |
| H A D | LanaiDelaySlotFiller.cpp | 199 assert((!MI->isCall() && !MI->isReturn()) && in delayHasHazard()
228 unsigned E = MI->isCall() || MI->isReturn() ? MCID.getNumOperands() in insertDefsUses()
248 if (MI->isCall() || MI->isReturn()) in insertDefsUses()
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86PadShortFunction.cpp | 149 assert(ReturnLoc->isReturn() && !ReturnLoc->isCall() && in runOnMachineFunction()
201 if (MI.isReturn() && !MI.isCall()) { in cyclesUntilReturn()
|
| H A D | X86AvoidTrailingCall.cpp | 79 return MI.isCall() && !MI.isReturn(); in isCallInstruction()
|
| H A D | X86InstrControl.td | 21 let isTerminator = 1, isReturn = 1, isBarrier = 1,
290 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
312 let isCall = 1, isTerminator = 1, isReturn = 1, isBranch = 1,
363 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
410 let isTerminator = 1, isReturn = 1, isBarrier = 1 in {
436 let isCall = 1, isTerminator = 1, isReturn = 1, isBranch = 1,
|
| H A D | X86VZeroUpper.cpp | 208 bool IsReturn = MI.isReturn(); in processBasicBlock()
|
| /openbsd/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrCall.td | 69 let isReturn = 1, isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in
76 let isReturn = 1 in
|
| H A D | WebAssemblyInstrControl.td | 96 let isReturn = 1 in {
106 } // isReturn = 1
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | XRayInstrumentation.cpp | 97 if (T.isReturn() && in replaceRetWithPatchableRet()
130 if (T.isReturn() && in prependRetWithPatchableExit()
|
| H A D | ReturnProtectorLowering.cpp | 174 if (MI.isCall() && !MI.isReturn()) { in determineReturnProtectorRegister()
|
| /openbsd/gnu/llvm/llvm/lib/MC/ |
| H A D | MCInstrDesc.cpp | 22 if (isBranch() || isCall() || isReturn() || isIndirectBranch()) in mayAffectControlFlow()
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMOptimizeBarriersPass.cpp | 47 MI->isReturn()); in CanMovePastDMB()
|
| H A D | ARMSLSHardening.cpp | 276 assert(isIndirectCall(IndirectCall) && !IndirectCall.isReturn()); in ConvertIndirectCallToIndirectJump()
371 if (isIndirectCall(MI) && !MI.isReturn()) { in hardenIndirectCalls()
|
| H A D | Thumb2ITBlockPass.cpp | 236 (!MI->isBranch() && !MI->isReturn()) ; ++MBBI) { in InsertITInstructions()
|
| H A D | ARMBlockPlacement.cpp | 273 Terminator.isReturn())) in moveBasicBlock()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsLoongson2FBTBFix.cpp | 63 if (!MI.isCall() && !MI.isIndirectBranch() && !MI.isReturn()) in runOnBasicBlock()
|
| /openbsd/gnu/llvm/llvm/lib/Target/M68k/ |
| H A D | M68kInstrControl.td | 279 let isReturn = 1 in
285 let isReturn = 1 in
298 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in {
307 } // isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1
|
| /openbsd/gnu/llvm/llvm/lib/Target/ARC/ |
| H A D | ARCInstrInfo.cpp | 211 } else if (I->isReturn()) { in analyzeBranch()
222 isJumpOpcode(I->getOpcode()) || I->isReturn())) { in analyzeBranch()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonShuffler.cpp | 502 if (HexagonMCInstrInfo::getDesc(MCII, ID).isReturn()) in GetPacketSummary()
561 if (HexagonMCInstrInfo::getDesc(MCII, Inst0).isReturn()) in GetPacketSummary()
563 if (HexagonMCInstrInfo::getDesc(MCII, Inst1).isReturn()) in GetPacketSummary()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPseudo.td | 255 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasSideEffects = 0,
260 let isPseudo = 1, isCall = 1, isReturn = 1, isBarrier = 1, isPredicable = 0,
266 let isPseudo = 1, isCall = 1, isReturn = 1, isBarrier = 1, isPredicable = 0,
319 let isTerminator = 1, hasSideEffects = 0, isReturn = 1, isCodeGenOnly = 1,
374 let isCall = 1, isBarrier = 1, isReturn = 1, isTerminator = 1,
|
| H A D | RDFDeadCode.cpp | 59 if (MI->mayStore() || MI->isBranch() || MI->isCall() || MI->isReturn()) in isLiveInstr()
|
| /openbsd/gnu/llvm/llvm/tools/llvm-exegesis/lib/ |
| H A D | SerialSnippetGenerator.cpp | 56 OtherInstrDesc.isCall() || OtherInstrDesc.isReturn()) { in computeAliasingInstructions()
|
| /openbsd/gnu/llvm/llvm/utils/TableGen/ |
| H A D | InstrDocsEmitter.cpp | 101 FLAG(isReturn) in EmitInstrDocs()
|
| /openbsd/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64SpeculationHardening.cpp | 293 if (!MI.isReturn() && !MI.isCall()) in instrumentControlFlow()
314 if (MI.isReturn()) in instrumentControlFlow()
|