Home
last modified time | relevance | path

Searched refs:isShiftedUInt (Results 1 – 20 of 20) sorted by relevance

/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/
H A DHexagonDepOperands.td24 defm u10_0ImmPred : ImmOpPred<[{ return isShiftedUInt<10, 0>(N->getSExtValue());}]>;
27 defm u32_0ImmPred : ImmOpPred<[{ return isShiftedUInt<32, 0>(N->getSExtValue());}]>;
75 defm u1_0ImmPred : ImmOpPred<[{ return isShiftedUInt<1, 0>(N->getSExtValue());}]>;
84 defm u2_0ImmPred : ImmOpPred<[{ return isShiftedUInt<2, 0>(N->getSExtValue());}]>;
90 defm u3_0ImmPred : ImmOpPred<[{ return isShiftedUInt<3, 0>(N->getSExtValue());}]>;
93 defm u3_1ImmPred : ImmOpPred<[{ return isShiftedUInt<3, 1>(N->getSExtValue());}]>;
96 defm u4_0ImmPred : ImmOpPred<[{ return isShiftedUInt<4, 0>(N->getSExtValue());}]>;
99 defm u4_2ImmPred : ImmOpPred<[{ return isShiftedUInt<4, 2>(N->getSExtValue());}]>;
102 defm u5_0ImmPred : ImmOpPred<[{ return isShiftedUInt<5, 0>(N->getSExtValue());}]>;
105 defm u5_2ImmPred : ImmOpPred<[{ return isShiftedUInt<5, 2>(N->getSExtValue());}]>;
[all …]
H A DHexagonInstrInfo.cpp2796 return isShiftedUInt<6,1>(Offset); in isValidOffset()
2801 return isShiftedUInt<6,2>(Offset); in isValidOffset()
2897 return isShiftedUInt<6,1>(Offset); in isValidOffset()
2903 return isShiftedUInt<6,2>(Offset); in isValidOffset()
2909 return isShiftedUInt<6,3>(Offset); in isValidOffset()
3951 isShiftedUInt<3,1>(MI.getOperand(2).getImm())) in getDuplexCandidateGroup()
3973 isShiftedUInt<5,3>(MI.getOperand(2).getImm())) in getDuplexCandidateGroup()
4036 isShiftedUInt<5,2>(MI.getOperand(1).getImm())) in getDuplexCandidateGroup()
4041 isShiftedUInt<4,2>(MI.getOperand(1).getImm())) in getDuplexCandidateGroup()
4069 isShiftedUInt<3,1>(MI.getOperand(1).getImm())) in getDuplexCandidateGroup()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/RISCV/
H A DRISCVMakeCompressible.cpp126 return log2LdstWidth(Opcode) == 2 ? isShiftedUInt<6, 2>(Offset) in compressibleSPOffset()
127 : isShiftedUInt<6, 3>(Offset); in compressibleSPOffset()
H A DRISCVInstrInfoC.td107 ImmLeaf<XLenVT, [{return isShiftedUInt<5, 2>(Imm);}]> {
117 return isShiftedUInt<5, 2>(Imm);
123 ImmLeaf<XLenVT, [{return isShiftedUInt<6, 2>(Imm);}]> {
133 return isShiftedUInt<6, 2>(Imm);
139 ImmLeaf<XLenVT, [{return isShiftedUInt<5, 3>(Imm);}]> {
149 return isShiftedUInt<5, 3>(Imm);
172 ImmLeaf<XLenVT, [{return isShiftedUInt<6, 3>(Imm);}]> {
180 return isShiftedUInt<6, 3>(Imm);
188 [{return isShiftedUInt<8, 2>(Imm) && (Imm != 0);}]> {
196 return isShiftedUInt<8, 2>(Imm) && (Imm != 0);
H A DRISCVInstrInfo.cpp1624 Ok = isShiftedUInt<5, 2>(Imm); in verifyInstruction()
1627 Ok = isShiftedUInt<6, 2>(Imm); in verifyInstruction()
1630 Ok = isShiftedUInt<5, 3>(Imm); in verifyInstruction()
/openbsd/gnu/llvm/llvm/lib/Target/CSKY/
H A DCSKYInstrInfo.td106 ImmLeaf<i32, "return isShiftedUInt<"#num#", "#shift#">(Imm);"> {
280 return isShiftedUInt<5, 0>(Imm);
292 return isShiftedUInt<5, 1>(Imm);
300 return isShiftedUInt<5, 2>(Imm);
311 return isShiftedUInt<7, 2>(Imm);
320 return isShiftedUInt<8, 0>(Imm);
328 return isShiftedUInt<8, 2>(Imm);
340 return isShiftedUInt<12, 0>(Imm);
348 return isShiftedUInt<12, 1>(Imm);
356 return isShiftedUInt<12, 2>(Imm);
[all …]
H A DCSKYFrameLowering.cpp555 } else if (!STI.hasE2() && isShiftedUInt<7, 2>(std::abs(Val))) { in adjustReg()
H A DCSKYInstrInfo.cpp241 } else if (isShiftedUInt<16, 16>(Val)) { in movImm()
H A DCSKYInstrInfoF1.td68 "return isShiftedUInt<"#width#", "#shift#">(N->getValueAPF().bitcastToAPInt().getZExtValue());">;
/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.h205 return isShiftedUInt<N, S>(minConstant(MCI, Index)); in inRange()
H A DHexagonMCDuplexInfo.cpp561 if (!isShiftedUInt<6, 0>(Value)) in subInstWouldBeExtended()
/openbsd/gnu/llvm/llvm/lib/Target/RISCV/AsmParser/
H A DRISCVAsmParser.cpp627 return IsConstantImm && isShiftedUInt<5, 2>(Imm) && in isUImm7Lsb00()
637 return IsConstantImm && isShiftedUInt<6, 2>(Imm) && in isUImm8Lsb00()
647 return IsConstantImm && isShiftedUInt<5, 3>(Imm) && in isUImm8Lsb000()
659 return IsConstantImm && isShiftedUInt<6, 3>(Imm) && in isUImm9Lsb000()
669 return IsConstantImm && isShiftedUInt<8, 2>(Imm) && (Imm != 0) && in isUImm10Lsb00NonZero()
/openbsd/gnu/llvm/llvm/lib/Target/Lanai/AsmParser/
H A DLanaiAsmParser.cpp222 return isShiftedUInt<23, 2>(static_cast<int32_t>(Value)); in isBrImm()
236 return Value != 0 && isShiftedUInt<16, 16>(Value); in isHiImm16()
/openbsd/gnu/llvm/llvm/include/llvm/Support/
H A DMathExtras.h250 constexpr inline bool isShiftedUInt(uint64_t x) { in isShiftedUInt() function
/openbsd/gnu/llvm/llvm/lib/Target/CSKY/AsmParser/
H A DCSKYAsmParser.cpp246 return IsConstantImm && isShiftedUInt<num, shift>(Imm); in isUImm()
394 return isShiftedUInt<6, 0>(Imm) && uimm4 >= 0 && uimm4 <= 14; in isExtImm6()
/openbsd/gnu/llvm/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.td105 return isShiftedUInt<22, 10>(N->getZExtValue());
111 return N->hasOneUse() && isShiftedUInt<22, 10>(~(unsigned)N->getZExtValue());
/openbsd/gnu/llvm/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp19311 return isShiftedUInt<7,2>(V); in isLegalT2AddressImmediate()
19314 return isShiftedUInt<7,1>(V); in isLegalT2AddressImmediate()
19324 return isShiftedUInt<8, 1>(V); in isLegalT2AddressImmediate()
19327 return isShiftedUInt<8, 2>(V); in isLegalT2AddressImmediate()
19372 return isShiftedUInt<8, 2>(V); in isLegalAddressImmediate()
/openbsd/gnu/llvm/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp1399 isShiftedUInt<Bits, ShiftLeftAmount>(getConstantImm()); in isScaledUImm()
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp10177 if (isUInt<12>(CVal) || isShiftedUInt<12, 12>(CVal)) in LowerAsmOperandForConstraint()
10182 if (isUInt<12>(NVal) || isShiftedUInt<12, 12>(NVal)) { in LowerAsmOperandForConstraint()
/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp16416 if (isShiftedUInt<16, 16>(Value)) in LowerAsmOperandForConstraint()