Home
last modified time | relevance | path

Searched refs:mmDP2_DP_DPHY_BS_SR_SWAP_CNTL (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dce100/
H A Ddce100_resource.c89 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL 0x4CDC macro
/openbsd/sys/dev/pci/drm/amd/display/dc/dce112/
H A Ddce112_resource.c88 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL 0x4CDC macro
/openbsd/sys/dev/pci/drm/amd/display/dc/dce110/
H A Ddce110_resource.c94 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL 0x4CDC macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_d.h4559 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL 0x4cdc macro
H A Ddce_11_2_d.h5791 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL 0x4cdc macro
H A Ddce_12_0_offset.h10866 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h8698 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_1_0_offset.h9067 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_2_1_0_offset.h10611 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_0_2_offset.h10316 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_2_0_0_offset.h11700 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_0_0_offset.h11452 #define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL … macro