Home
last modified time | relevance | path

Searched refs:mmMC_SEQ_WR_CTL_2_LP (Results 1 – 6 of 6) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_d.h1002 #define mmMC_SEQ_WR_CTL_2_LP 0x0AD6 macro
H A Dgmc_7_1_d.h820 #define mmMC_SEQ_WR_CTL_2_LP 0xad6 macro
H A Dgmc_8_1_d.h924 #define mmMC_SEQ_WR_CTL_2_LP 0xad6 macro
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/smumgr/
H A Diceland_smumgr.c2456 *out_reg = mmMC_SEQ_WR_CTL_2_LP; in iceland_check_s0_mc_reg_index()
2635 …cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_2_LP, cgs_read_register(hwmgr->device, mmMC_SEQ_… in iceland_initialize_mc_reg_table()
H A Dci_smumgr.c2529 *out_reg = mmMC_SEQ_WR_CTL_2_LP; in ci_check_s0_mc_reg_index()
2708 …cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_2_LP, cgs_read_register(hwmgr->device, mmMC_SEQ_… in ci_initialize_mc_reg_table()
H A Dtonga_smumgr.c2919 *out_reg = mmMC_SEQ_WR_CTL_2_LP; in tonga_check_s0_mc_reg_index()
3119 cgs_write_register(hwmgr->device, mmMC_SEQ_WR_CTL_2_LP, in tonga_initialize_mc_reg_table()