Searched refs:mmUVD_LMI_SWAP_CNTL (Results 1 – 15 of 15) sorted by relevance
| /openbsd/sys/dev/pci/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_4_0_d.h | 51 #define mmUVD_LMI_SWAP_CNTL 0x3D6D macro
|
| H A D | uvd_4_2_d.h | 51 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
|
| H A D | uvd_3_1_d.h | 53 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
|
| H A D | uvd_5_0_d.h | 57 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
|
| H A D | uvd_6_0_d.h | 73 #define mmUVD_LMI_SWAP_CNTL 0x3d6d macro
|
| H A D | uvd_7_0_offset.h | 162 #define mmUVD_LMI_SWAP_CNTL … macro
|
| /openbsd/sys/dev/pci/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 342 #define mmUVD_LMI_SWAP_CNTL … macro
|
| H A D | vcn_2_0_0_offset.h | 574 #define mmUVD_LMI_SWAP_CNTL … macro
|
| /openbsd/sys/dev/pci/drm/amd/amdgpu/ |
| H A D | amdgpu_uvd_v4_2.c | 309 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v4_2_start()
|
| H A D | amdgpu_uvd_v3_1.c | 351 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v3_1_start()
|
| H A D | uvd_v5_0.c | 360 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v5_0_start()
|
| H A D | vcn_v1_0.c | 829 WREG32_SOC15(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in vcn_v1_0_start_spg_mode()
1014 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl, 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
|
| H A D | uvd_v6_0.c | 774 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v6_0_start()
|
| H A D | uvd_v7_0.c | 1016 WREG32_SOC15(UVD, k, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in uvd_v7_0_start()
|
| H A D | vcn_v2_0.c | 1016 WREG32_SOC15(UVD, 0, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl); in vcn_v2_0_start()
|