Home
last modified time | relevance | path

Searched refs:mmUVD_RB_BASE_LO (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/uvd/
H A Duvd_6_0_d.h44 #define mmUVD_RB_BASE_LO 0x3c26 macro
H A Duvd_7_0_offset.h94 #define mmUVD_RB_BASE_LO … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h216 #define mmUVD_RB_BASE_LO … macro
H A Dvcn_2_5_offset.h551 #define mmUVD_RB_BASE_LO … macro
H A Dvcn_2_0_0_offset.h928 #define mmUVD_RB_BASE_LO … macro
H A Dvcn_3_0_0_offset.h881 #define mmUVD_RB_BASE_LO … macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dvcn_v2_0.c1086 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v2_0_start()
1238 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v2_0_pause_dpg_mode()
1953 SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_LO), in vcn_v2_0_start_sriov()
H A Dvcn_v2_5.c1138 WREG32_SOC15(VCN, i, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v2_5_start()
1309 SOC15_REG_OFFSET(VCN, i, mmUVD_RB_BASE_LO), in vcn_v2_5_sriov_start()
1487 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v2_5_pause_dpg_mode()
H A Dvcn_v3_0.c1263 WREG32_SOC15(VCN, i, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v3_0_start()
1396 mmUVD_RB_BASE_LO), in vcn_v3_0_start_sriov()
1637 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v3_0_pause_dpg_mode()
H A Duvd_v7_0.c921 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_LO), ring->gpu_addr); in uvd_v7_0_sriov_start()
1116 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO, ring->gpu_addr); in uvd_v7_0_start()
H A Dvcn_v1_0.c953 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v1_0_start_spg_mode()
1253 WREG32_SOC15(UVD, 0, mmUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v1_0_pause_dpg_mode()
H A Duvd_v6_0.c865 WREG32(mmUVD_RB_BASE_LO, ring->gpu_addr); in uvd_v6_0_start()