Home
last modified time | relevance | path

Searched refs:regVM_L2_PROTECTION_FAULT_CNTL (Results 1 – 7 of 7) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfxhub_v1_2.c478 tmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL); in gfxhub_v1_2_xcc_set_fault_enable_default()
509 WREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL, tmp); in gfxhub_v1_2_xcc_set_fault_enable_default()
554 SOC15_REG_OFFSET(GC, GET_INST(GC, i), regVM_L2_PROTECTION_FAULT_CNTL); in gfxhub_v1_2_xcc_init()
H A Dmmhub_v1_8.c479 tmp = RREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL); in mmhub_v1_8_set_fault_enable_default()
510 WREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL, tmp); in mmhub_v1_8_set_fault_enable_default()
537 regVM_L2_PROTECTION_FAULT_CNTL); in mmhub_v1_8_init()
H A Dmmhub_v1_7.c391 tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL); in mmhub_v1_7_set_fault_enable_default()
423 WREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL, tmp); in mmhub_v1_7_set_fault_enable_default()
445 SOC15_REG_OFFSET(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL); in mmhub_v1_7_init()
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_8_0_offset.h2588 #define regVM_L2_PROTECTION_FAULT_CNTL … macro
H A Dmmhub_1_7_offset.h4438 #define regVM_L2_PROTECTION_FAULT_CNTL … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h6704 #define regVM_L2_PROTECTION_FAULT_CNTL … macro
H A Dgc_9_4_3_offset.h1498 #define regVM_L2_PROTECTION_FAULT_CNTL … macro