Home
last modified time | relevance | path

Searched refs:v4f32 (Results 1 – 25 of 92) sorted by relevance

1234

/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCInstrVSX.td398 [(set v4f32:$XT, (any_fsub v4f32:$XA, v4f32:$XB))]>;
486 [(set v4f32:$XT, (any_fma v4f32:$XA, v4f32:$XB, v4f32:$XTi))]>,
518 [(set v4f32:$XT, (any_fma v4f32:$XA, v4f32:$XB, (fneg v4f32:$XTi)))]>,
550 [(set v4f32:$XT, (fneg (fma v4f32:$XA, v4f32:$XB, v4f32:$XTi)))]>,
582 … [(set v4f32:$XT, (fneg (any_fma v4f32:$XA, v4f32:$XB, (fneg v4f32:$XTi))))]>,
2533 def : Pat<(PPCfnmsub v4f32:$A, v4f32:$B, v4f32:$C),
2535 def : Pat<(fneg (PPCfnmsub v4f32:$A, v4f32:$B, v4f32:$C)),
2537 def : Pat<(PPCfnmsub v4f32:$A, v4f32:$B, (fneg v4f32:$C)),
2720 def : Pat<(v4f32 (any_fmaxnum v4f32:$src1, v4f32:$src2)),
2722 def : Pat<(v4f32 (any_fminnum v4f32:$src1, v4f32:$src2)),
[all …]
H A DPPCInstrAltivec.td462 (fma v4f32:$vA, v4f32:$vC, v4f32:$vB))]>;
467 [(set v4f32:$vD, (fneg (fma v4f32:$vA, v4f32:$vC,
491 [(set v4f32:$vD, (fadd v4f32:$vA, v4f32:$vB))]>;
650 [(set v4f32:$vD, (fsub v4f32:$vA, v4f32:$vB))]>;
1050 def : Pat<(PPCfnmsub v4f32:$A, v4f32:$B, v4f32:$C),
1053 def : Pat<(int_ppc_altivec_vmaddfp v4f32:$A, v4f32:$B, v4f32:$C),
1055 def : Pat<(int_ppc_altivec_vnmsubfp v4f32:$A, v4f32:$B, v4f32:$C),
1125 def : Pat<(v4f32 (ffloor v4f32:$vA)),
1127 def : Pat<(v4f32 (fceil v4f32:$vA)),
1129 def : Pat<(v4f32 (ftrunc v4f32:$vA)),
[all …]
H A DREADME_P9.txt414 - Not useful for extraction of f32 from v4f32 (the current pattern is better -
431 (set v4f32:$XT, (int_ppc_vsx_xviexpsp v4f32:$XA, v4f32:$XB))
436 (set v4f32:$XT, (int_ppc_vsx_xvxexpsp v4f32:$XB))
438 (set v4f32:$XT, (int_ppc_vsx_xvxsigsp v4f32:$XB))
451 (set v4f32:$XT, (int_ppc_vsx_xvtstdcsp v4f32:$XB, i7:$DCMX))
/openbsd/gnu/llvm/llvm/lib/Target/X86/
H A DX86InstrFMA.td126 loadv4f32, loadv8f32, any_fma, v4f32, v8f32,
129 loadv4f32, loadv8f32, X86any_Fmsub, v4f32, v8f32,
132 loadv4f32, loadv8f32, X86Fmaddsub, v4f32, v8f32,
135 loadv4f32, loadv8f32, X86Fmsubadd, v4f32, v8f32,
554 defm VFMADDPS4 : fma4p<0x68, "vfmaddps", any_fma, v4f32, v8f32,
556 defm VFMSUBPS4 : fma4p<0x6C, "vfmsubps", X86any_Fmsub, v4f32, v8f32,
558 defm VFNMADDPS4 : fma4p<0x78, "vfnmaddps", X86any_Fnmadd, v4f32, v8f32,
560 defm VFNMSUBPS4 : fma4p<0x7C, "vfnmsubps", X86any_Fnmsub, v4f32, v8f32,
562 defm VFMADDSUBPS4 : fma4p<0x5C, "vfmaddsubps", X86Fmaddsub, v4f32, v8f32,
564 defm VFMSUBADDPS4 : fma4p<0x5E, "vfmsubaddps", X86Fmsubadd, v4f32, v8f32,
[all …]
H A DX86TargetTransformInfo.cpp1932 {TTI::SK_Select, MVT::v4f32, 1}, // blendps in getShuffleCost()
1956 {TTI::SK_Splice, MVT::v4f32, 1}, // palignr in getShuffleCost()
3160 { ISD::SELECT, MVT::v4f32, { 1, 1, 1, 1 } }, in getCmpSelInstrCost()
3176 { ISD::SETCC, MVT::v4f32, { 1, 4, 1, 1 } }, in getCmpSelInstrCost()
3202 { ISD::SETCC, MVT::v4f32, { 1, 3, 1, 1 } }, in getCmpSelInstrCost()
3225 { ISD::SETCC, MVT::v4f32, { 1, 5, 1, 1 } }, in getCmpSelInstrCost()
3531 { ISD::FMAXNUM, MVT::v4f32, { 2 } }, in getIntrinsicInstrCost()
3852 { ISD::FMAXNUM, MVT::v4f32, { 4 } }, in getIntrinsicInstrCost()
4948 { ISD::FADD, MVT::v4f32, 4 }, in getArithmeticReductionCost()
4963 { ISD::FADD, MVT::v4f32, 3 }, in getArithmeticReductionCost()
[all …]
H A DX86InstrVecCompiler.td22 def : Pat<(f32 (extractelt (v4f32 VR128:$src), (iPTR 0))),
23 (COPY_TO_REGCLASS (v4f32 VR128:$src), FR32)>;
32 def : Pat<(f32 (extractelt (v4f32 VR128X:$src), (iPTR 0))),
33 (COPY_TO_REGCLASS (v4f32 VR128X:$src), FR32X)>;
42 def : Pat<(v4f32 (scalar_to_vector FR32:$src)),
53 def : Pat<(v4f32 (scalar_to_vector FR32X:$src)),
80 defm : subvector_subreg_lowering<VR128, v4f32, VR256, v8f32, sub_xmm>;
92 defm : subvector_subreg_lowering<VR128, v4f32, VR512, v16f32, sub_xmm>;
126 defm : subvec_zero_lowering<"APS", VR128, v8f32, v4f32, sub_xmm>;
135 defm : subvec_zero_lowering<"APSZ128", VR128X, v8f32, v4f32, sub_xmm>;
[all …]
H A DX86InstrSSE.td301 def : Pat<(v4f32 (X86vzmovl (v4f32 VR128:$src))),
309 (v4f32 (VMOVSSrr (v4f32 (V_SET0)),
320 def : Pat<(v4f32 (X86vzmovl (v4f32 VR128:$src))),
1422 def : Pat<(v4f32 (X86Movss
1434 def : Pat<(v4f32 (X86Movss
1439 def : Pat<(v4f32 (X86Movss
1444 def : Pat<(v4f32 (X86Movss
1449 def : Pat<(v4f32 (X86Movss
6365 def : Pat<(v4f32 (X86vzmovl (v4f32 VR128:$src))),
6387 (v4f32 (VBLENDPSrri (v4f32 (V_SET0)),
[all …]
H A DX86InstrFragmentsSIMD.td412 SDTypeProfile<1, 2, [SDTCisVT<0, v4f32>,
413 SDTCisVT<1, v4f32>,
414 SDTCisVT<2, v4f32>]>>;
422 SDTypeProfile<1, 2, [SDTCisVT<0, v4f32>,
423 SDTCisVT<1, v4f32>,
424 SDTCisVT<2, v4f32>]>>;
426 SDTypeProfile<1, 2, [SDTCisVT<0, v4f32>,
427 SDTCisVT<1, v4f32>,
886 (v4f32 (alignedload node:$ptr))>;
1040 [(v4f32 (simple_load node:$ptr)),
[all …]
H A DX86CallingConv.td117 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
149 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
194 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
243 CCIfType<[v16i8, v8i16, v4i32, v2i64, v8f16, v4f32, v2f64],
305 CCIfType<[f32, f64, v4i32, v2i64, v4f32, v2f64],
713 CCIfType<[f32, f64, v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
772 CCIfType<[v16i8, v8i16, v4i32, v2i64, v8f16, v4f32, v2f64],
788 CCIfType<[v16i8, v8i16, v4i32, v2i64, v8f16, v4f32, v2f64],
804 CCIfNotVarArg<CCIfType<[v16i8, v8i16, v4i32, v2i64, v8f16, v4f32, v2f64],
824 CCIfNotVarArg<CCIfType<[v16i8, v8i16, v4i32, v2i64, v8f16, v4f32, v2f64],
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.td60 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
80 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
124 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
131 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
136 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
198 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
234 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
256 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
259 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
280 CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64],
H A DSystemZInstrVector.td205 defm : ReplicatePeephole<VLREPF, v4f32, load, f32>;
276 def : Pat<(v4f32 (z_loadeswap bdxaddr12only:$addr)),
354 def : BinaryRRWithType<VMRLF, VR128, z_merge_low, v4f32>;
466 defm : GenericVectorOps<v4f32, v4i32>;
1555 def : Pat<(v4f32 (bitconvert (v16i8 VR128:$src))), (v4f32 VR128:$src)>;
1556 def : Pat<(v4f32 (bitconvert (v8i16 VR128:$src))), (v4f32 VR128:$src)>;
1557 def : Pat<(v4f32 (bitconvert (v4i32 VR128:$src))), (v4f32 VR128:$src)>;
1558 def : Pat<(v4f32 (bitconvert (v2i64 VR128:$src))), (v4f32 VR128:$src)>;
1559 def : Pat<(v4f32 (bitconvert (v2f64 VR128:$src))), (v4f32 VR128:$src)>;
1560 def : Pat<(v4f32 (bitconvert (f128 VR128:$src))), (v4f32 VR128:$src)>;
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64CallingConvention.td29 CCIfType<[v2f64, v4f32], CCBitConvertToType<v2i64>>,
108 CCIfType<[f128, v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16, v8bf16],
116 CCIfType<[f128, v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16, v8bf16],
124 CCIfType<[v2f64, v4f32], CCBitConvertToType<v2i64>>,
221 CCIfType<[v2f64, v4f32, f128], CCBitConvertToType<v2i64>>,
259 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16, v8bf16],
275 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16, v8bf16],
283 CCIfType<[v2f64, v4f32, f128], CCBitConvertToType<v2i64>>,
296 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16, v8bf16],
305 CCIfType<[v2f64, v4f32, f128], CCBitConvertToType<v2i64>>,
[all …]
H A DAArch64InstrInfo.td4562 (!cast<Instruction>(INST # v4f32) v4f32:$Rn)>;
5227 def : Pat<(v4f32 (AArch64frecpe (v4f32 FPR128:$Rn))),
5240 def : Pat<(v4f32 (AArch64frecps (v4f32 FPR128:$Rn), (v4f32 FPR128:$Rm))),
5267 def : Pat<(v4f32 (AArch64frsqrte (v4f32 FPR128:$Rn))),
5280 def : Pat<(v4f32 (AArch64frsqrts (v4f32 FPR128:$Rn), (v4f32 FPR128:$Rm))),
5770 def : Pat<(v4f32 (AArch64duplane32 (v4f32 V128:$Rn), VectorIndexS:$imm)),
5981 def : Pat<(v4f32 (vector_insert (v4f32 V128:$Rn),
6607 def : Pat<(v4f32 (OpNode (v4f32 V128:$Rd), (v4f32 V128:$Rn),
6612 def : Pat<(v4f32 (OpNode (v4f32 V128:$Rd), (v4f32 V128:$Rn),
6621 def : Pat<(v4f32 (OpNode (v4f32 V128:$Rd), (v4f32 V128:$Rn),
[all …]
H A DAArch64ISelDAGToDAG.cpp2342 (VT != MVT::v4f32 || NarrowVT != MVT::v4f16)) in tryHighFPExt()
5093 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5121 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5149 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5177 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5205 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5233 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5261 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5289 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
5317 } else if (VT == MVT::v4i32 || VT == MVT::v4f32) { in Select()
[all …]
H A DAArch64SchedA57.td439 // Q form - v4f32, v2f64
448 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FABD|FADD|FSUB)(v4f32|v2f64|v2i64p)")>;
453 def : InstRW<[A57Write_9cyc_3V], (instregex "^FADDP(v4f32|v2f64|v2i64)")>;
465 def : InstRW<[A57Write_5cyc_2V], (instregex "^[FSU]CVT([AMNPZ][SU])?(_Int)?(v4f32|v2f64|v4i32|v2i64…
485 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FMAX|FMIN)(NM)?(v4f32|v2f64)")>;
489 def : InstRW<[A57Write_9cyc_3V], (instregex "^(FMAX|FMIN)(NM)?P(v4f32|v2f64|v2i64)")>;
496 def : InstRW<[A57Write_5cyc_2V_FP_Forward], (instregex "^FMULX?(v4f32|v2f64|v4i32|v2i64)")>;
509 def : InstRW<[A57WriteFPVMAQ, A57ReadFPVMA6], (instregex "^FML[AS](v4f32|v2f64|v4i32|v2i64)")>;
514 def : InstRW<[A57Write_5cyc_2V], (instregex "^FRINT[AIMNPXZ](v4f32|v2f64)")>;
539 def : InstRW<[A57Write_5cyc_2V], (instregex "^[FU](RECP|RSQRT)(E|X)(v2f64|v4f32|v4i32)")>;
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/ARM/
H A DARMCallingConv.td34 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
60 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
75 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
95 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
112 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
169 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
187 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
214 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
237 CCIfType<[v2i64, v4i32, v8i16, v8f16, v8bf16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
H A DARMTargetTransformInfo.cpp588 {ISD::FP_ROUND, MVT::v4f32, MVT::v4f16, 1}, in getCastInstrCost()
636 {ISD::FP_EXTEND, MVT::v4f32, 4}}; in getCastInstrCost()
688 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i1, 3 }, in getCastInstrCost()
689 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i1, 3 }, in getCastInstrCost()
690 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i8, 3 }, in getCastInstrCost()
691 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i8, 3 }, in getCastInstrCost()
705 { ISD::FP_TO_SINT, MVT::v4i8, MVT::v4f32, 3 }, in getCastInstrCost()
1227 {ISD::VECTOR_SHUFFLE, MVT::v4f32, 1}, in getShuffleCost()
1248 {ISD::VECTOR_SHUFFLE, MVT::v4f32, 2}, in getShuffleCost()
1269 {ISD::VECTOR_SHUFFLE, MVT::v4f32, 2}, in getShuffleCost()
[all …]
H A DARMInstrNEON.td4257 v4f32, v4f32, fadd, 1>;
4320 v4f32, v4f32, fmul, 1>;
4350 def : Pat<(v4f32 (fmul (v4f32 QPR:$src1),
4352 (v4f32 (VMULslfq (v4f32 QPR:$src1),
4708 (v4f32 (VMLSslfq (v4f32 QPR:$src1), (v4f32 QPR:$src2),
5058 def : Pat<(v4f32 (int_arm_neon_vcadd_rot90 (v4f32 QPR:$Rn), (v4f32 QPR:$Rm))),
5060 def : Pat<(v4f32 (int_arm_neon_vcadd_rot270 (v4f32 QPR:$Rn), (v4f32 QPR:$Rm))),
5072 v4f32, v4f32, fsub, 0>;
6114 v4f32, v4f32, fabs>;
7127 def : Pat<(v4f32 (NEONvext (v4f32 QPR:$Vn), (v4f32 QPR:$Vm), (i32 imm:$index))),
[all …]
H A DARMInstrMVE.td3881 def : Pat<(v4f32 (fabs (fsub (v4f32 MQPR:$Qm), (v4f32 MQPR:$Qn)))),
4391 def : Pat<(v4i1 (ARMvcmp (v4f32 MQPR:$v1), (v4f32 MQPR:$v2), fc)),
4392 (v4i1 (MVE_VCMPf32 (v4f32 MQPR:$v1), (v4f32 MQPR:$v2), fc))>;
6800 def : Pat<(v4f32 (vselect (v4i1 VCCR:$pred), (v4f32 MQPR:$v1), (v4f32 MQPR:$v2))),
6818 def : Pat<(v4f32 (vselect (v4i32 MQPR:$pred), (v4f32 MQPR:$v1), (v4f32 MQPR:$v2))),
7443 def : Pat<(v4f32 (bitconvert (v4i32 MQPR:$src))), (v4f32 MQPR:$src)>;
7462 def : Pat<(v4f32 (bitconvert (v2f64 MQPR:$src))), (v4f32 MQPR:$src)>;
7463 def : Pat<(v4f32 (bitconvert (v2i64 MQPR:$src))), (v4f32 MQPR:$src)>;
7464 def : Pat<(v4f32 (bitconvert (v8f16 MQPR:$src))), (v4f32 MQPR:$src)>;
7465 def : Pat<(v4f32 (bitconvert (v8i16 MQPR:$src))), (v4f32 MQPR:$src)>;
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DR600Instructions.td1081 [(set v4f32:$dst, (int_r600_cube v4f32:$src0))],
1737 def : Extract_Element <f32, v4f32, 0, sub0>;
1738 def : Extract_Element <f32, v4f32, 1, sub1>;
1739 def : Extract_Element <f32, v4f32, 2, sub2>;
1740 def : Extract_Element <f32, v4f32, 3, sub3>;
1742 def : Insert_Element <f32, v4f32, 0, sub0>;
1743 def : Insert_Element <f32, v4f32, 1, sub1>;
1744 def : Insert_Element <f32, v4f32, 2, sub2>;
1745 def : Insert_Element <f32, v4f32, 3, sub3>;
1775 def : BitConvert <v4f32, v4i32, R600_Reg128>;
[all …]
H A DR600.td46 CCIfInReg<CCIfType<[v4f32, v4i32] , CCAssignToReg<[
/openbsd/gnu/llvm/llvm/lib/Target/Mips/
H A DMipsMSAInstrInfo.td114 def vfseteq_v4f32 : vfsetcc_type<v4i32, v4f32, SETEQ>;
116 def vfsetge_v4f32 : vfsetcc_type<v4i32, v4f32, SETGE>;
118 def vfsetgt_v4f32 : vfsetcc_type<v4i32, v4f32, SETGT>;
120 def vfsetle_v4f32 : vfsetcc_type<v4i32, v4f32, SETLE>;
122 def vfsetlt_v4f32 : vfsetcc_type<v4i32, v4f32, SETLT>;
124 def vfsetne_v4f32 : vfsetcc_type<v4i32, v4f32, SETNE>;
138 def vfsetord_v4f32 : vfsetcc_type<v4i32, v4f32, SETO>;
3613 def : MSABitconvertPat<v4i32, v4f32, MSA128W>;
3616 def : MSABitconvertPat<v4f32, v4i32, MSA128W>;
4040 (f32 (vector_extract v4f32:$ws, i64:$idx)),
[all …]
/openbsd/gnu/llvm/llvm/include/llvm/IR/
H A DIntrinsicsNVVM.td1741 "llvm.nvvm.tex.1d.v4f32.s32">;
1745 "llvm.nvvm.tex.1d.v4f32.f32">;
1848 "llvm.nvvm.tex.2d.v4f32.s32">;
1852 "llvm.nvvm.tex.2d.v4f32.f32">;
1967 [], "llvm.nvvm.tex.3d.v4f32.s32">;
1972 "llvm.nvvm.tex.3d.v4f32.f32">;
2029 "llvm.nvvm.tex.cube.v4f32.f32">;
2090 "llvm.nvvm.tld4.r.2d.v4f32.f32">;
2094 "llvm.nvvm.tld4.g.2d.v4f32.f32">;
2098 "llvm.nvvm.tld4.b.2d.v4f32.f32">;
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrSIMD.td46 defm "" : ARGUMENT<V128, v4f32>;
122 let vt = v4f32;
129 let splat = PatFrag<(ops node:$x), (v4f32 (splat_vector (f32 $x)))>;
609 def : Pat<(vector_extract (v4f32 V128:$vec), (i32 LaneIdx4:$idx)),
658 def : Pat<(vector_insert (v4f32 V128:$vec), F32:$x, undef),
730 def : Pat<(v4i32 (nodes[0] (v4f32 V128:$lhs), (v4f32 V128:$rhs))),
1197 def : Pat<(v4f32 (int_wasm_pmin (v4f32 V128:$lhs), (v4f32 V128:$rhs))),
1199 def : Pat<(v4f32 (int_wasm_pmax (v4f32 V128:$lhs), (v4f32 V128:$rhs))),
1225 def : Pat<(v4i32 (trunc_s_sat32 (v4f32 V128:$src))), (fp_to_sint_I32x4 $src)>;
1464 [(set (v4f32 V128:$dst), (int_wasm_relaxed_dot_bf16x8_add_f32
[all …]
/openbsd/gnu/llvm/llvm/include/llvm/Support/
H A DMachineValueType.h170 v4f32 = 108, // 4 x f32 enumerator
432 SimpleTy == MVT::v4f32 || SimpleTy == MVT::v2f64); in is128BitVector()
682 case v4f32: in getVectorElementType()
844 case v4f32: in getVectorMinNumElements()
1018 case v4f32: in getSizeInBits()
1380 if (NumElements == 4) return MVT::v4f32; in getVectorVT()

1234