Searched refs:v64i32 (Results 1 – 10 of 10) sorted by relevance
/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/ |
H A D | HexagonCallingConv.td | 132 CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16], 138 CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16], 158 CCIfType<[v64i32,v128i16,v256i8,v64f32,v128f16],
|
H A D | HexagonIntrinsics.td | 273 def : Pat <(v32i32 (int_hexagon_V6_lo_128B (v64i32 HvxWR:$src1))), 274 (v32i32 (EXTRACT_SUBREG (v64i32 HvxWR:$src1), vsub_lo))>, 277 def : Pat <(v32i32 (int_hexagon_V6_hi_128B (v64i32 HvxWR:$src1))), 278 (v32i32 (EXTRACT_SUBREG (v64i32 HvxWR:$src1), vsub_hi))>, 282 def: Pat<(v64i16 (trunc v64i32:$Vdd)),
|
H A D | HexagonIntrinsicsV60.td | 21 def : Pat < (v32i32 (int_hexagon_V6_lo_128B (v64i32 HvxWR:$src1))), 22 (v32i32 (EXTRACT_SUBREG (v64i32 HvxWR:$src1), vsub_lo)) >; 24 def : Pat < (v32i32 (int_hexagon_V6_hi_128B (v64i32 HvxWR:$src1))), 25 (v32i32 (EXTRACT_SUBREG (v64i32 HvxWR:$src1), vsub_hi)) >; 635 def: Pat<(v64i16 (trunc v64i32:$Vdd)),
|
H A D | HexagonRegisterInfo.td | 492 [v32i32, v64i32, v32i32]>;
|
H A D | HexagonISelLoweringHVX.cpp | 37 static const MVT LegalW128[] = { MVT::v256i8, MVT::v128i16, MVT::v64i32 }; 81 addRegisterClass(MVT::v64i32, &Hexagon::HvxWRRegClass); in initializeHVXLowering()
|
/openbsd/gnu/llvm/llvm/include/llvm/Support/ |
H A D | MachineValueType.h | 123 v64i32 = 69, // 64 x i32 enumerator 467 SimpleTy == MVT::v64i32 || SimpleTy == MVT::v32i64 || in is2048BitVector() 619 case v64i32: in getVectorElementType() 764 case v64i32: in getVectorMinNumElements() 1097 case v64i32: in getSizeInBits() 1331 if (NumElements == 64) return MVT::v64i32; in getVectorVT()
|
/openbsd/gnu/llvm/llvm/include/llvm/CodeGen/ |
H A D | ValueTypes.td | 96 def v64i32 : ValueType<2048, 69>; // 64 x i32 vector value
|
/openbsd/gnu/llvm/llvm/utils/TableGen/ |
H A D | CodeGenTarget.cpp | 135 case MVT::v64i32: return "MVT::v64i32"; in getEnumName()
|
/openbsd/gnu/llvm/llvm/lib/CodeGen/ |
H A D | ValueTypes.cpp | 317 case MVT::v64i32: in getTypeForEVT()
|
/openbsd/gnu/llvm/llvm/include/llvm/IR/ |
H A D | Intrinsics.td | 311 def llvm_v64i32_ty : LLVMType<v64i32>; // 64 x i32
|