Home
last modified time | relevance | path

Searched refs:mfpr (Results 1 – 25 of 47) sorted by relevance

12

/original-bsd/sys/tahoe/include/
H A Dspl.c9 oldipl = mfpr(IPL); in spl0()
18 oldipl = mfpr(IPL); in spl1()
27 oldipl = mfpr(IPL); in splnet()
36 oldipl = mfpr(IPL); in spl8()
46 oldipl = mfpr(IPL); in spl5()
55 oldipl = mfpr(IPL); in spl4()
64 oldipl = mfpr(IPL); in spl6()
74 oldipl = mfpr(IPL); in splimp()
83 oldipl = mfpr(IPL); in splsoftclock()
/original-bsd/sys/vax/stand/
H A Dprf.c36 while((mfpr(TXCS)&TXCS_RDY) == 0)
41 s = mfpr(TXCS);
63 while((mfpr(RXCS)&RXCS_DONE) == 0) in getchar()
65 c = mfpr(RXDB)&0177; in getchar()
H A Dmachdep.c22 mfpr(regno) in mfpr() function
H A Dboot.c155 sid.cpusid = mfpr(SID); in loadpcs()
213 sid.cpusid = mfpr(SID); in loadpcs()
/original-bsd/sys/vax/mdec/
H A Dtuboot.c88 mfpr $CSRD,r2 /* clear receive buffer */
92 mfpr $CSRD,r7 /* get recv data */
296 mfpr $CSTS,r7 /* get xmit status */
314 mfpr $CSRS,r7 /* get recv status */
316 mfpr $CSRD,r1 /* get char */
321 mfpr $RXCS,r0
323 mfpr $RXDB,r0
332 mfpr $TXCS,r2
H A Dtmboot.c174 mfpr $RXCS,r0
176 mfpr $RXDB,r0
185 mfpr $TXCS,r2
H A Dhtboot.c191 mfpr $RXCS,r0
193 mfpr $RXDB,r0
202 mfpr $TXCS,r2
H A Dtsboot.c180 mfpr $RXCS,r0
182 mfpr $RXDB,r0
191 mfpr $TXCS,r2
H A Dutboot.c190 mfpr $RXCS,r0
192 mfpr $RXDB,r0
201 mfpr $TXCS,r2
H A Dmtboot.c207 mfpr $RXCS,r0
209 mfpr $RXDB,r0
218 mfpr $TXCS,r2
H A Dtmscpboot.c104 mfpr $SID,r0
249 getc: mfpr $RXCS,r0
251 mfpr $RXDB,r0
260 putc: mfpr $TXCS,r2
/original-bsd/sys/tahoe/stand/
H A Dmachdep.c26 ENTRY(mfpr, 0)
27 mfpr 4(fp),r0
44 mfpr $IPL,r1
46 mfpr $SCBB,r5
69 mfpr $IPL,r1
71 mfpr $SCBB,r5
/original-bsd/sys/vax/vax/
H A Dcons.c64 mtpr(RXCS, mfpr(RXCS)|RXCS_IE);
65 mtpr(TXCS, mfpr(TXCS)|TXCS_IE);
130 c = mfpr(RXDB);
266 while ((mfpr(TXCS)&TXCS_RDY) == 0)
271 s = mfpr(TXCS);
289 while ((mfpr(RXCS)&RXCS_DONE) == 0 || (c = mfpr(RXDB)&0177) <= 0) in cngetc()
H A Dcrl.c128 if ((mfpr(STXCS) & STXCS_RDY) == 0) in crlstart()
149 i = mfpr(STXCS); in crlintr()
156 crlstat.crl_ds = mfpr(STXDB); in crlintr()
178 *crltab.crl_xaddr++ = mfpr(STXDB); in crlintr()
190 crlstat.crl_cs = mfpr(STXDB); in crlintr()
H A Dkdb_machdep.c329 pcb->pcb_ksp = mfpr(KSP);
330 pcb->pcb_esp = mfpr(ISP);
331 pcb->pcb_p0br = (struct pte *)mfpr(P0BR);
332 pcb->pcb_p0lr = mfpr(P0LR);
333 pcb->pcb_p1br = (struct pte *)mfpr(P1BR);
334 pcb->pcb_p1lr = mfpr(P1LR);
H A Dmachdep.c303 if (mfpr(ICCS)&ICCS_INT)
306 return(((time.tv_sec-otime)*60 + lbolt-olbolt)*16667 + mfpr(ICR)-oicr);
622 while (((oldmask = mfpr(TXCS)) & TXCS_RDY) == 0) in tocons()
640 while ((mfpr(TXCS) & TXCS_RDY) == 0) in tocons()
658 while ((mfpr(TXCS) & TXCS_RDY) == 0) in tocons()
783 t = mfpr(ICR);
784 if (t < -tick / 2 && (mfpr(ICCS) & ICCS_INT))
841 if ((mfpr(ACCS) & 0xff) != 0) { in initcpu()
868 return (mfpr(TODR)); in todr()
H A Dlocore.s74 mfpr $PCBB,-(sp)
75 mfpr $MAPEN,-(sp)
76 mfpr $IPL,-(sp)
679 mfpr $CSRD,r5
686 mfpr $CSRD,r5
698 mfpr $CSRD,r5
701 mfpr $CSRD,r5
720 mfpr $CSRS,r2
763 mfpr $IPL,r11
1059 mfpr $SID,r0
[all …]
H A Dtu.c287 c = mfpr(CSRD)&0xff; in turintr()
289 while ((mfpr(CSTS)&READY) == 0) in turintr()
500 while ((mfpr(CSTS) & READY) == 0) in tuxintr()
532 (void) mfpr(CSRD); in tuxintr()
555 if ((mfpr(CSRS)&IE) == 0) { in tuxintr()
685 (void) mfpr(CSRD); in tuwatch()
H A Dka860.c74 mtpr(MERG, mfpr(MERG) & ~M8600_ICRD); in ka860_memenable()
113 mtpr(MERG, mfpr(MERG) | M8600_ICRD); in ka860_memerr()
H A Dka780.c212 sbifs = mfpr(SBIFS);
219 mtpr(SBIER, mfpr(SBIER) | 0x70c0);
H A Dka730.c93 mcf->mc3_pc, mcf->mc3_psl, mfpr(MCESR));
H A Dka750.c87 int mcsr = mfpr(MCSR);
/original-bsd/sys/tahoe/tahoe/
H A Dkdb_machdep.c365 pcb->pcb_ksp = mfpr(KSP);
366 pcb->pcb_p0br = (struct pte *)mfpr(P0BR);
367 pcb->pcb_p0lr = mfpr(P0LR);
368 pcb->pcb_p1br = (struct pte *)mfpr(P1BR);
369 pcb->pcb_p1lr = mfpr(P1LR);
370 pcb->pcb_p2br = (struct pte *)mfpr(P2BR);
371 pcb->pcb_p2lr = mfpr(P2LR);
H A Dlocore.s114 mfpr $SLR,pwfl_SLR \
115 mfpr $P0BR,pwfl_P0BR \
116 mfpr $P0LR,pwfl_P0LR \
121 mfpr $IPL,pwfl_IPL \
122 mfpr $MME,pwfl_MME \
123 mfpr $DCK,pwfl_DCK \
124 mfpr $CCK,pwfl_CCK \
126 mfpr $ISP,pwfl_ISP \
128 mfpr $KSP,pwfl_KSP \
129 mfpr $USP,pwfl_USP
[all …]
/original-bsd/sys/vax/include/
H A Dclock.h35 #define clkwrap() (((unsigned)mfpr(TODR) - TODRZERO)/100 > SECYR+SECDAY)

12