Home
last modified time | relevance | path

Searched refs:wcr (Results 1 – 7 of 7) sorted by relevance

/qemu/target/arm/
H A Dhyp_gdbstub.c131 .wcr = R_DBGWCR_E_MASK, /* E=1, enable */ in insert_hw_watchpoint()
144 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, PAC, 3); in insert_hw_watchpoint()
148 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 1); in insert_hw_watchpoint()
152 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 2); in insert_hw_watchpoint()
156 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, LSC, 3); in insert_hw_watchpoint()
168 wp.wcr = deposit32(wp.wcr, 5 + off, 8 - off, bas); in insert_hw_watchpoint()
175 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, MASK, bits); in insert_hw_watchpoint()
176 wp.wcr = FIELD_DP64(wp.wcr, DBGWCR, BAS, 0xff); in insert_hw_watchpoint()
190 int bas = extract32(wp->wcr, 5, 8); in check_watchpoint_in_range()
191 int mask = extract32(wp->wcr, 24, 4); in check_watchpoint_in_range()
H A Ddebug_helper.c552 uint64_t wcr = env->cp15.dbgwcr[n]; in hw_watchpoint_update() local
561 if (!FIELD_EX64(wcr, DBGWCR, E)) { in hw_watchpoint_update()
566 switch (FIELD_EX64(wcr, DBGWCR, LSC)) { in hw_watchpoint_update()
586 mask = FIELD_EX64(wcr, DBGWCR, MASK); in hw_watchpoint_update()
605 int bas = FIELD_EX64(wcr, DBGWCR, BAS); in hw_watchpoint_update()
H A Dinternals.h1798 uint64_t wcr; member
H A Dkvm.c1482 ptr->dbg_wcr[i] = wp->wcr; in kvm_arm_copy_hw_debug_data()
/qemu/hw/watchdog/
H A Dwdt_imx2.c41 if (s->wcr & IMX2_WDT_WCR_WDE) { in imx2_wdt_expired()
65 s->wcr = IMX2_WDT_WCR_WDA | IMX2_WDT_WCR_SRS; in imx2_wdt_reset()
79 value = s->wcr; in imx2_wdt_read()
102 bool running = (s->wcr & IMX2_WDT_WCR_WDE) && (s->wcr & IMX2_WDT_WCR_WT); in imx_wdt2_update_itimer()
134 if ((s->wcr & IMX2_WDT_WCR_WDE) && (s->wcr & IMX2_WDT_WCR_WT)) { in imx_wdt2_update_timer()
135 int count = (s->wcr & IMX2_WDT_WCR_WT) >> 8; in imx_wdt2_update_timer()
176 s->wcr = value; in imx2_wdt_write()
184 s->wcr |= IMX2_WDT_WCR_SRS; in imx2_wdt_write()
244 VMSTATE_UINT16(wcr, IMX2WdtState),
/qemu/include/hw/watchdog/
H A Dwdt_imx2.h80 uint16_t wcr; member
/qemu/target/arm/hvf/
H A Dhvf.c2207 r = hv_vcpu_set_sys_reg(cpu->accel->fd, dbgwcr_regs[i], wp->wcr); in hvf_put_gdbstub_debug_registers()