/dports/devel/arm-elf-binutils/binutils-2.37/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/mep/ |
H A D | mep.md | 44 ;; K zero imm24 mov
|
/dports/devel/avr-gdb/gdb-7.3.1/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/avr-gdb/gdb-7.3.1/gdb/ |
H A D | mn10300-tdep.c | 904 LONGEST imm24; in mn10300_analyze_prologue() local 916 imm24 = extract_signed_integer (&buf[1], 3, byte_order); in mn10300_analyze_prologue() 921 regs[rN_regnum] = pv_add_constant (regs[rN_regnum], imm24); in mn10300_analyze_prologue()
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/mn10300/ |
H A D | am33-2.igen | 425 // 1111 1101 0010 001X Rm.. Sn.. d24; fmov (Rm+,imm24),FSn 902 // 1111 1101 1010 001X Rm.. fn.- d24; fmov (Rm+,imm24),FDn
|
H A D | am33.igen | 3353 // 1111 1101 0000 1000 Rn Rn IMM32; mov imm24,Rn 3379 // 1111 1101 0111 1000 Rn Rn IMM32; add imm24,Rn 3420 // 1111 1101 1001 1000 Rn Rn IMM32; sub imm24,Rn 3461 // 1111 1101 1101 1000 Rn Rn IMM32; cmp imm24,Rn 3507 // 1111 1101 0001 1001 Rn Rn IMM24; or imm24,Rn 3905 // 1111 1101 0000 1011 Rn IMM24; mac imm24,Rn 3933 // 1111 1101 0001 1011 Rn IMM24; macu imm24,Rn 3961 // 1111 1101 0010 1011 Rn IMM24; macb imm24,Rn 3989 // 1111 1101 0011 1011 Rn IMM24; macbu imm24,Rn 4017 // 1111 1101 0100 1011 Rn IMM24; mach imm24,Rn [all …]
|
/dports/devel/binutils/binutils-2.37/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/djgpp-binutils/binutils-2.17/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/gdb/gdb-11.1/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/gdb/gdb-11.1/gdb/ |
H A D | mn10300-tdep.c | 874 LONGEST imm24; in mn10300_analyze_prologue() local 886 imm24 = extract_signed_integer (&buf[1], 3, byte_order); in mn10300_analyze_prologue() 891 regs[rN_regnum] = pv_add_constant (regs[rN_regnum], imm24); in mn10300_analyze_prologue()
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/gdb761/gdb-7.6.1/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/gdb761/gdb-7.6.1/gdb/ |
H A D | mn10300-tdep.c | 903 LONGEST imm24; in mn10300_analyze_prologue() local 915 imm24 = extract_signed_integer (&buf[1], 3, byte_order); in mn10300_analyze_prologue() 920 regs[rN_regnum] = pv_add_constant (regs[rN_regnum], imm24); in mn10300_analyze_prologue()
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/gdb761/gdb-7.6.1/sim/mn10300/ |
H A D | am33-2.igen | 425 // 1111 1101 0010 001X Rm.. Sn.. d24; fmov (Rm+,imm24),FSn 902 // 1111 1101 1010 001X Rm.. fn.- d24; fmov (Rm+,imm24),FDn
|
H A D | am33.igen | 3353 // 1111 1101 0000 1000 Rn Rn IMM32; mov imm24,Rn 3379 // 1111 1101 0111 1000 Rn Rn IMM32; add imm24,Rn 3420 // 1111 1101 1001 1000 Rn Rn IMM32; sub imm24,Rn 3461 // 1111 1101 1101 1000 Rn Rn IMM32; cmp imm24,Rn 3507 // 1111 1101 0001 1001 Rn Rn IMM24; or imm24,Rn 3905 // 1111 1101 0000 1011 Rn IMM24; mac imm24,Rn 3933 // 1111 1101 0001 1011 Rn IMM24; macu imm24,Rn 3961 // 1111 1101 0010 1011 Rn IMM24; macb imm24,Rn 3989 // 1111 1101 0011 1011 Rn IMM24; macbu imm24,Rn 4017 // 1111 1101 0100 1011 Rn IMM24; mach imm24,Rn [all …]
|
/dports/devel/gnulibiberty/binutils-2.37/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | ChangeLog-9297 | 1168 instruction. Fix opcode field for "movb (imm24),dn".
|
/dports/devel/mingw32-gcc/gcc-4.8.1/gcc/config/mep/ |
H A D | mep.md | 44 ;; K zero imm24 mov
|
/dports/devel/py-cle/cle-9.0.5405/cle/backends/elf/relocation/ |
H A D | arm.py | 62 imm24 = (result & 0x03FFFFFE) >> 2 # Sign_extend(inst[25:2]) 70 result = _applyReloc(inst, imm24, mask)
|
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/bfd/ |
H A D | ChangeLog-9697 | 2479 relaxing. Implement abs24 -> abs16, imm24 -> imm16 and d24 -> d16
|