/dports/sysutils/u-boot-pinebook/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-pc2/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-pc/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-pc-plus/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-orangepi-one/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-tools/u-boot-2020.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 82 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-bananapim2/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-rpi4/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/arm/cpu/armv8/ |
H A D | cache_v8.c | 83 tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA; in get_tcr()
|