Home
last modified time | relevance | path

Searched refs:TWI1_INT_MASK (Results 26 – 50 of 78) sorted by relevance

1234

/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/
H A DcdefBF538.h493 #define pTWI1_INT_MASK ((volatile unsigned short *)TWI1_INT_MASK)
H A DdefBF539.h742 #define TWI1_INT_MASK 0xFFC02224 /* TWI1 Master Interrupt Mask Register */ macro
753 #define TWI1_INT_ENABLE TWI1_INT_MASK
H A DcdefBF539.h221 #define pTWI1_INT_MASK ((volatile unsigned short *)TWI1_INT_MASK)
H A DdefBF549.h133 #define TWI1_INT_MASK 0xffc02224 /* TWI Interrupt Mask Register */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF547-extended_cdef.h2682 #define pTWI1_INT_MASK ((uint16_t volatile *)TWI1_INT_MASK) /* TWI Interrupt Mask R…
2683 #define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
2684 #define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF547-extended_cdef.h2682 #define pTWI1_INT_MASK ((uint16_t volatile *)TWI1_INT_MASK) /* TWI Interrupt Mask R…
2683 #define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
2684 #define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF547-extended_cdef.h2682 #define pTWI1_INT_MASK ((uint16_t volatile *)TWI1_INT_MASK) /* TWI Interrupt Mask R…
2683 #define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
2684 #define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF547-extended_cdef.h2682 #define pTWI1_INT_MASK ((uint16_t volatile *)TWI1_INT_MASK) /* TWI Interrupt Mask R…
2683 #define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
2684 #define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1620 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1736 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DADSP-EDN-BF548-extended_def.h1624 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
H A DADSP-EDN-BF549-extended_def.h1740 #define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf538/
H A DBF538_cdef.h1269 #define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
1270 #define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)

1234