xref: /dports/cad/verilator/verilator-4.216/test_regress/t/t_var_overwidth_bad.out

%Error: unknown:0: Testbench C set input 'clk' to value that overflows what the signal's width can fit
Aborting...