xref: /dports/devel/universal-ctags/ctags-p5.9.20211128.0/Units/parser-verilog.r/verilog-sf_patch57.d/input.v

parameter ramaddr_0 = {1'b1,9'd0};