1 /*
2 * PowerPC CPU initialization for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 * Copyright 2011 Freescale Semiconductor, Inc.
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
20
21 #include "disas/dis-asm.h"
22 #include "exec/gdbstub.h"
23 #include "kvm_ppc.h"
24 #include "sysemu/arch_init.h"
25 #include "sysemu/cpus.h"
26 #include "sysemu/hw_accel.h"
27 #include "sysemu/tcg.h"
28 #include "cpu-models.h"
29 #include "mmu-hash32.h"
30 #include "mmu-hash64.h"
31 #include "qemu/error-report.h"
32 #include "qemu/module.h"
33 #include "qemu/qemu-print.h"
34 #include "qapi/error.h"
35 #include "qapi/qmp/qnull.h"
36 #include "qapi/visitor.h"
37 #include "hw/qdev-properties.h"
38 #include "hw/ppc/ppc.h"
39 #include "mmu-book3s-v3.h"
40 #include "sysemu/qtest.h"
41 #include "qemu/cutils.h"
42 #include "disas/capstone.h"
43 #include "fpu/softfloat.h"
44 #include "qapi/qapi-commands-machine-target.h"
45
46 /* #define PPC_DUMP_CPU */
47 /* #define PPC_DEBUG_SPR */
48 /* #define PPC_DUMP_SPR_ACCESSES */
49 /* #define USE_APPLE_GDB */
50
51 /*
52 * Generic callbacks:
53 * do nothing but store/retrieve spr value
54 */
spr_load_dump_spr(int sprn)55 static void spr_load_dump_spr(int sprn)
56 {
57 #ifdef PPC_DUMP_SPR_ACCESSES
58 TCGv_i32 t0 = tcg_const_i32(sprn);
59 gen_helper_load_dump_spr(cpu_env, t0);
60 tcg_temp_free_i32(t0);
61 #endif
62 }
63
spr_read_generic(DisasContext * ctx,int gprn,int sprn)64 static void spr_read_generic(DisasContext *ctx, int gprn, int sprn)
65 {
66 gen_load_spr(cpu_gpr[gprn], sprn);
67 spr_load_dump_spr(sprn);
68 }
69
spr_store_dump_spr(int sprn)70 static void spr_store_dump_spr(int sprn)
71 {
72 #ifdef PPC_DUMP_SPR_ACCESSES
73 TCGv_i32 t0 = tcg_const_i32(sprn);
74 gen_helper_store_dump_spr(cpu_env, t0);
75 tcg_temp_free_i32(t0);
76 #endif
77 }
78
spr_write_generic(DisasContext * ctx,int sprn,int gprn)79 static void spr_write_generic(DisasContext *ctx, int sprn, int gprn)
80 {
81 gen_store_spr(sprn, cpu_gpr[gprn]);
82 spr_store_dump_spr(sprn);
83 }
84
85 #if !defined(CONFIG_USER_ONLY)
spr_write_generic32(DisasContext * ctx,int sprn,int gprn)86 static void spr_write_generic32(DisasContext *ctx, int sprn, int gprn)
87 {
88 #ifdef TARGET_PPC64
89 TCGv t0 = tcg_temp_new();
90 tcg_gen_ext32u_tl(t0, cpu_gpr[gprn]);
91 gen_store_spr(sprn, t0);
92 tcg_temp_free(t0);
93 spr_store_dump_spr(sprn);
94 #else
95 spr_write_generic(ctx, sprn, gprn);
96 #endif
97 }
98
spr_write_clear(DisasContext * ctx,int sprn,int gprn)99 static void spr_write_clear(DisasContext *ctx, int sprn, int gprn)
100 {
101 TCGv t0 = tcg_temp_new();
102 TCGv t1 = tcg_temp_new();
103 gen_load_spr(t0, sprn);
104 tcg_gen_neg_tl(t1, cpu_gpr[gprn]);
105 tcg_gen_and_tl(t0, t0, t1);
106 gen_store_spr(sprn, t0);
107 tcg_temp_free(t0);
108 tcg_temp_free(t1);
109 }
110
spr_access_nop(DisasContext * ctx,int sprn,int gprn)111 static void spr_access_nop(DisasContext *ctx, int sprn, int gprn)
112 {
113 }
114
115 #endif
116
117 /* SPR common to all PowerPC */
118 /* XER */
spr_read_xer(DisasContext * ctx,int gprn,int sprn)119 static void spr_read_xer(DisasContext *ctx, int gprn, int sprn)
120 {
121 gen_read_xer(ctx, cpu_gpr[gprn]);
122 }
123
spr_write_xer(DisasContext * ctx,int sprn,int gprn)124 static void spr_write_xer(DisasContext *ctx, int sprn, int gprn)
125 {
126 gen_write_xer(cpu_gpr[gprn]);
127 }
128
129 /* LR */
spr_read_lr(DisasContext * ctx,int gprn,int sprn)130 static void spr_read_lr(DisasContext *ctx, int gprn, int sprn)
131 {
132 tcg_gen_mov_tl(cpu_gpr[gprn], cpu_lr);
133 }
134
spr_write_lr(DisasContext * ctx,int sprn,int gprn)135 static void spr_write_lr(DisasContext *ctx, int sprn, int gprn)
136 {
137 tcg_gen_mov_tl(cpu_lr, cpu_gpr[gprn]);
138 }
139
140 /* CFAR */
141 #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
spr_read_cfar(DisasContext * ctx,int gprn,int sprn)142 static void spr_read_cfar(DisasContext *ctx, int gprn, int sprn)
143 {
144 tcg_gen_mov_tl(cpu_gpr[gprn], cpu_cfar);
145 }
146
spr_write_cfar(DisasContext * ctx,int sprn,int gprn)147 static void spr_write_cfar(DisasContext *ctx, int sprn, int gprn)
148 {
149 tcg_gen_mov_tl(cpu_cfar, cpu_gpr[gprn]);
150 }
151 #endif /* defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) */
152
153 /* CTR */
spr_read_ctr(DisasContext * ctx,int gprn,int sprn)154 static void spr_read_ctr(DisasContext *ctx, int gprn, int sprn)
155 {
156 tcg_gen_mov_tl(cpu_gpr[gprn], cpu_ctr);
157 }
158
spr_write_ctr(DisasContext * ctx,int sprn,int gprn)159 static void spr_write_ctr(DisasContext *ctx, int sprn, int gprn)
160 {
161 tcg_gen_mov_tl(cpu_ctr, cpu_gpr[gprn]);
162 }
163
164 /* User read access to SPR */
165 /* USPRx */
166 /* UMMCRx */
167 /* UPMCx */
168 /* USIA */
169 /* UDECR */
spr_read_ureg(DisasContext * ctx,int gprn,int sprn)170 static void spr_read_ureg(DisasContext *ctx, int gprn, int sprn)
171 {
172 gen_load_spr(cpu_gpr[gprn], sprn + 0x10);
173 }
174
175 #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
spr_write_ureg(DisasContext * ctx,int sprn,int gprn)176 static void spr_write_ureg(DisasContext *ctx, int sprn, int gprn)
177 {
178 gen_store_spr(sprn + 0x10, cpu_gpr[gprn]);
179 }
180 #endif
181
182 /* SPR common to all non-embedded PowerPC */
183 /* DECR */
184 #if !defined(CONFIG_USER_ONLY)
spr_read_decr(DisasContext * ctx,int gprn,int sprn)185 static void spr_read_decr(DisasContext *ctx, int gprn, int sprn)
186 {
187 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
188 gen_io_start();
189 }
190 gen_helper_load_decr(cpu_gpr[gprn], cpu_env);
191 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
192 gen_stop_exception(ctx);
193 }
194 }
195
spr_write_decr(DisasContext * ctx,int sprn,int gprn)196 static void spr_write_decr(DisasContext *ctx, int sprn, int gprn)
197 {
198 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
199 gen_io_start();
200 }
201 gen_helper_store_decr(cpu_env, cpu_gpr[gprn]);
202 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
203 gen_stop_exception(ctx);
204 }
205 }
206 #endif
207
208 /* SPR common to all non-embedded PowerPC, except 601 */
209 /* Time base */
spr_read_tbl(DisasContext * ctx,int gprn,int sprn)210 static void spr_read_tbl(DisasContext *ctx, int gprn, int sprn)
211 {
212 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
213 gen_io_start();
214 }
215 gen_helper_load_tbl(cpu_gpr[gprn], cpu_env);
216 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
217 gen_io_end();
218 gen_stop_exception(ctx);
219 }
220 }
221
spr_read_tbu(DisasContext * ctx,int gprn,int sprn)222 static void spr_read_tbu(DisasContext *ctx, int gprn, int sprn)
223 {
224 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
225 gen_io_start();
226 }
227 gen_helper_load_tbu(cpu_gpr[gprn], cpu_env);
228 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
229 gen_io_end();
230 gen_stop_exception(ctx);
231 }
232 }
233
234 ATTRIBUTE_UNUSED
spr_read_atbl(DisasContext * ctx,int gprn,int sprn)235 static void spr_read_atbl(DisasContext *ctx, int gprn, int sprn)
236 {
237 gen_helper_load_atbl(cpu_gpr[gprn], cpu_env);
238 }
239
240 ATTRIBUTE_UNUSED
spr_read_atbu(DisasContext * ctx,int gprn,int sprn)241 static void spr_read_atbu(DisasContext *ctx, int gprn, int sprn)
242 {
243 gen_helper_load_atbu(cpu_gpr[gprn], cpu_env);
244 }
245
246 #if !defined(CONFIG_USER_ONLY)
spr_write_tbl(DisasContext * ctx,int sprn,int gprn)247 static void spr_write_tbl(DisasContext *ctx, int sprn, int gprn)
248 {
249 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
250 gen_io_start();
251 }
252 gen_helper_store_tbl(cpu_env, cpu_gpr[gprn]);
253 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
254 gen_io_end();
255 gen_stop_exception(ctx);
256 }
257 }
258
spr_write_tbu(DisasContext * ctx,int sprn,int gprn)259 static void spr_write_tbu(DisasContext *ctx, int sprn, int gprn)
260 {
261 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
262 gen_io_start();
263 }
264 gen_helper_store_tbu(cpu_env, cpu_gpr[gprn]);
265 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
266 gen_io_end();
267 gen_stop_exception(ctx);
268 }
269 }
270
271 ATTRIBUTE_UNUSED
spr_write_atbl(DisasContext * ctx,int sprn,int gprn)272 static void spr_write_atbl(DisasContext *ctx, int sprn, int gprn)
273 {
274 gen_helper_store_atbl(cpu_env, cpu_gpr[gprn]);
275 }
276
277 ATTRIBUTE_UNUSED
spr_write_atbu(DisasContext * ctx,int sprn,int gprn)278 static void spr_write_atbu(DisasContext *ctx, int sprn, int gprn)
279 {
280 gen_helper_store_atbu(cpu_env, cpu_gpr[gprn]);
281 }
282
283 #if defined(TARGET_PPC64)
284 ATTRIBUTE_UNUSED
spr_read_purr(DisasContext * ctx,int gprn,int sprn)285 static void spr_read_purr(DisasContext *ctx, int gprn, int sprn)
286 {
287 gen_helper_load_purr(cpu_gpr[gprn], cpu_env);
288 }
289
290 /* HDECR */
spr_read_hdecr(DisasContext * ctx,int gprn,int sprn)291 static void spr_read_hdecr(DisasContext *ctx, int gprn, int sprn)
292 {
293 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
294 gen_io_start();
295 }
296 gen_helper_load_hdecr(cpu_gpr[gprn], cpu_env);
297 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
298 gen_io_end();
299 gen_stop_exception(ctx);
300 }
301 }
302
spr_write_hdecr(DisasContext * ctx,int sprn,int gprn)303 static void spr_write_hdecr(DisasContext *ctx, int sprn, int gprn)
304 {
305 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
306 gen_io_start();
307 }
308 gen_helper_store_hdecr(cpu_env, cpu_gpr[gprn]);
309 if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) {
310 gen_io_end();
311 gen_stop_exception(ctx);
312 }
313 }
314
315 #endif
316 #endif
317
318 #if !defined(CONFIG_USER_ONLY)
319 /* IBAT0U...IBAT0U */
320 /* IBAT0L...IBAT7L */
spr_read_ibat(DisasContext * ctx,int gprn,int sprn)321 static void spr_read_ibat(DisasContext *ctx, int gprn, int sprn)
322 {
323 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
324 offsetof(CPUPPCState,
325 IBAT[sprn & 1][(sprn - SPR_IBAT0U) / 2]));
326 }
327
spr_read_ibat_h(DisasContext * ctx,int gprn,int sprn)328 static void spr_read_ibat_h(DisasContext *ctx, int gprn, int sprn)
329 {
330 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
331 offsetof(CPUPPCState,
332 IBAT[sprn & 1][((sprn - SPR_IBAT4U) / 2) + 4]));
333 }
334
spr_write_ibatu(DisasContext * ctx,int sprn,int gprn)335 static void spr_write_ibatu(DisasContext *ctx, int sprn, int gprn)
336 {
337 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0U) / 2);
338 gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]);
339 tcg_temp_free_i32(t0);
340 }
341
spr_write_ibatu_h(DisasContext * ctx,int sprn,int gprn)342 static void spr_write_ibatu_h(DisasContext *ctx, int sprn, int gprn)
343 {
344 TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_IBAT4U) / 2) + 4);
345 gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]);
346 tcg_temp_free_i32(t0);
347 }
348
spr_write_ibatl(DisasContext * ctx,int sprn,int gprn)349 static void spr_write_ibatl(DisasContext *ctx, int sprn, int gprn)
350 {
351 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0L) / 2);
352 gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]);
353 tcg_temp_free_i32(t0);
354 }
355
spr_write_ibatl_h(DisasContext * ctx,int sprn,int gprn)356 static void spr_write_ibatl_h(DisasContext *ctx, int sprn, int gprn)
357 {
358 TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_IBAT4L) / 2) + 4);
359 gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]);
360 tcg_temp_free_i32(t0);
361 }
362
363 /* DBAT0U...DBAT7U */
364 /* DBAT0L...DBAT7L */
spr_read_dbat(DisasContext * ctx,int gprn,int sprn)365 static void spr_read_dbat(DisasContext *ctx, int gprn, int sprn)
366 {
367 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
368 offsetof(CPUPPCState,
369 DBAT[sprn & 1][(sprn - SPR_DBAT0U) / 2]));
370 }
371
spr_read_dbat_h(DisasContext * ctx,int gprn,int sprn)372 static void spr_read_dbat_h(DisasContext *ctx, int gprn, int sprn)
373 {
374 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
375 offsetof(CPUPPCState,
376 DBAT[sprn & 1][((sprn - SPR_DBAT4U) / 2) + 4]));
377 }
378
spr_write_dbatu(DisasContext * ctx,int sprn,int gprn)379 static void spr_write_dbatu(DisasContext *ctx, int sprn, int gprn)
380 {
381 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_DBAT0U) / 2);
382 gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]);
383 tcg_temp_free_i32(t0);
384 }
385
spr_write_dbatu_h(DisasContext * ctx,int sprn,int gprn)386 static void spr_write_dbatu_h(DisasContext *ctx, int sprn, int gprn)
387 {
388 TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_DBAT4U) / 2) + 4);
389 gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]);
390 tcg_temp_free_i32(t0);
391 }
392
spr_write_dbatl(DisasContext * ctx,int sprn,int gprn)393 static void spr_write_dbatl(DisasContext *ctx, int sprn, int gprn)
394 {
395 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_DBAT0L) / 2);
396 gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]);
397 tcg_temp_free_i32(t0);
398 }
399
spr_write_dbatl_h(DisasContext * ctx,int sprn,int gprn)400 static void spr_write_dbatl_h(DisasContext *ctx, int sprn, int gprn)
401 {
402 TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_DBAT4L) / 2) + 4);
403 gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]);
404 tcg_temp_free_i32(t0);
405 }
406
407 /* SDR1 */
spr_write_sdr1(DisasContext * ctx,int sprn,int gprn)408 static void spr_write_sdr1(DisasContext *ctx, int sprn, int gprn)
409 {
410 gen_helper_store_sdr1(cpu_env, cpu_gpr[gprn]);
411 }
412
413 #if defined(TARGET_PPC64)
414 /* 64 bits PowerPC specific SPRs */
415 /* PIDR */
spr_write_pidr(DisasContext * ctx,int sprn,int gprn)416 static void spr_write_pidr(DisasContext *ctx, int sprn, int gprn)
417 {
418 gen_helper_store_pidr(cpu_env, cpu_gpr[gprn]);
419 }
420
spr_write_lpidr(DisasContext * ctx,int sprn,int gprn)421 static void spr_write_lpidr(DisasContext *ctx, int sprn, int gprn)
422 {
423 gen_helper_store_lpidr(cpu_env, cpu_gpr[gprn]);
424 }
425
spr_read_hior(DisasContext * ctx,int gprn,int sprn)426 static void spr_read_hior(DisasContext *ctx, int gprn, int sprn)
427 {
428 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, offsetof(CPUPPCState, excp_prefix));
429 }
430
spr_write_hior(DisasContext * ctx,int sprn,int gprn)431 static void spr_write_hior(DisasContext *ctx, int sprn, int gprn)
432 {
433 TCGv t0 = tcg_temp_new();
434 tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0x3FFFFF00000ULL);
435 tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_prefix));
436 tcg_temp_free(t0);
437 }
spr_write_ptcr(DisasContext * ctx,int sprn,int gprn)438 static void spr_write_ptcr(DisasContext *ctx, int sprn, int gprn)
439 {
440 gen_helper_store_ptcr(cpu_env, cpu_gpr[gprn]);
441 }
442
spr_write_pcr(DisasContext * ctx,int sprn,int gprn)443 static void spr_write_pcr(DisasContext *ctx, int sprn, int gprn)
444 {
445 gen_helper_store_pcr(cpu_env, cpu_gpr[gprn]);
446 }
447 #endif
448 #endif
449
450 /* PowerPC 601 specific registers */
451 /* RTC */
spr_read_601_rtcl(DisasContext * ctx,int gprn,int sprn)452 static void spr_read_601_rtcl(DisasContext *ctx, int gprn, int sprn)
453 {
454 gen_helper_load_601_rtcl(cpu_gpr[gprn], cpu_env);
455 }
456
spr_read_601_rtcu(DisasContext * ctx,int gprn,int sprn)457 static void spr_read_601_rtcu(DisasContext *ctx, int gprn, int sprn)
458 {
459 gen_helper_load_601_rtcu(cpu_gpr[gprn], cpu_env);
460 }
461
462 #if !defined(CONFIG_USER_ONLY)
spr_write_601_rtcu(DisasContext * ctx,int sprn,int gprn)463 static void spr_write_601_rtcu(DisasContext *ctx, int sprn, int gprn)
464 {
465 gen_helper_store_601_rtcu(cpu_env, cpu_gpr[gprn]);
466 }
467
spr_write_601_rtcl(DisasContext * ctx,int sprn,int gprn)468 static void spr_write_601_rtcl(DisasContext *ctx, int sprn, int gprn)
469 {
470 gen_helper_store_601_rtcl(cpu_env, cpu_gpr[gprn]);
471 }
472
spr_write_hid0_601(DisasContext * ctx,int sprn,int gprn)473 static void spr_write_hid0_601(DisasContext *ctx, int sprn, int gprn)
474 {
475 gen_helper_store_hid0_601(cpu_env, cpu_gpr[gprn]);
476 /* Must stop the translation as endianness may have changed */
477 gen_stop_exception(ctx);
478 }
479 #endif
480
481 /* Unified bats */
482 #if !defined(CONFIG_USER_ONLY)
spr_read_601_ubat(DisasContext * ctx,int gprn,int sprn)483 static void spr_read_601_ubat(DisasContext *ctx, int gprn, int sprn)
484 {
485 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
486 offsetof(CPUPPCState,
487 IBAT[sprn & 1][(sprn - SPR_IBAT0U) / 2]));
488 }
489
spr_write_601_ubatu(DisasContext * ctx,int sprn,int gprn)490 static void spr_write_601_ubatu(DisasContext *ctx, int sprn, int gprn)
491 {
492 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0U) / 2);
493 gen_helper_store_601_batl(cpu_env, t0, cpu_gpr[gprn]);
494 tcg_temp_free_i32(t0);
495 }
496
spr_write_601_ubatl(DisasContext * ctx,int sprn,int gprn)497 static void spr_write_601_ubatl(DisasContext *ctx, int sprn, int gprn)
498 {
499 TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0U) / 2);
500 gen_helper_store_601_batu(cpu_env, t0, cpu_gpr[gprn]);
501 tcg_temp_free_i32(t0);
502 }
503 #endif
504
505 /* PowerPC 40x specific registers */
506 #if !defined(CONFIG_USER_ONLY)
spr_read_40x_pit(DisasContext * ctx,int gprn,int sprn)507 static void spr_read_40x_pit(DisasContext *ctx, int gprn, int sprn)
508 {
509 gen_helper_load_40x_pit(cpu_gpr[gprn], cpu_env);
510 }
511
spr_write_40x_pit(DisasContext * ctx,int sprn,int gprn)512 static void spr_write_40x_pit(DisasContext *ctx, int sprn, int gprn)
513 {
514 gen_helper_store_40x_pit(cpu_env, cpu_gpr[gprn]);
515 }
516
spr_write_40x_dbcr0(DisasContext * ctx,int sprn,int gprn)517 static void spr_write_40x_dbcr0(DisasContext *ctx, int sprn, int gprn)
518 {
519 gen_store_spr(sprn, cpu_gpr[gprn]);
520 gen_helper_store_40x_dbcr0(cpu_env, cpu_gpr[gprn]);
521 /* We must stop translation as we may have rebooted */
522 gen_stop_exception(ctx);
523 }
524
spr_write_40x_sler(DisasContext * ctx,int sprn,int gprn)525 static void spr_write_40x_sler(DisasContext *ctx, int sprn, int gprn)
526 {
527 gen_helper_store_40x_sler(cpu_env, cpu_gpr[gprn]);
528 }
529
spr_write_booke_tcr(DisasContext * ctx,int sprn,int gprn)530 static void spr_write_booke_tcr(DisasContext *ctx, int sprn, int gprn)
531 {
532 gen_helper_store_booke_tcr(cpu_env, cpu_gpr[gprn]);
533 }
534
spr_write_booke_tsr(DisasContext * ctx,int sprn,int gprn)535 static void spr_write_booke_tsr(DisasContext *ctx, int sprn, int gprn)
536 {
537 gen_helper_store_booke_tsr(cpu_env, cpu_gpr[gprn]);
538 }
539 #endif
540
541 /* PowerPC 403 specific registers */
542 /* PBL1 / PBU1 / PBL2 / PBU2 */
543 #if !defined(CONFIG_USER_ONLY)
spr_read_403_pbr(DisasContext * ctx,int gprn,int sprn)544 static void spr_read_403_pbr(DisasContext *ctx, int gprn, int sprn)
545 {
546 tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env,
547 offsetof(CPUPPCState, pb[sprn - SPR_403_PBL1]));
548 }
549
spr_write_403_pbr(DisasContext * ctx,int sprn,int gprn)550 static void spr_write_403_pbr(DisasContext *ctx, int sprn, int gprn)
551 {
552 TCGv_i32 t0 = tcg_const_i32(sprn - SPR_403_PBL1);
553 gen_helper_store_403_pbr(cpu_env, t0, cpu_gpr[gprn]);
554 tcg_temp_free_i32(t0);
555 }
556
spr_write_pir(DisasContext * ctx,int sprn,int gprn)557 static void spr_write_pir(DisasContext *ctx, int sprn, int gprn)
558 {
559 TCGv t0 = tcg_temp_new();
560 tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0xF);
561 gen_store_spr(SPR_PIR, t0);
562 tcg_temp_free(t0);
563 }
564 #endif
565
566 /* SPE specific registers */
spr_read_spefscr(DisasContext * ctx,int gprn,int sprn)567 static void spr_read_spefscr(DisasContext *ctx, int gprn, int sprn)
568 {
569 TCGv_i32 t0 = tcg_temp_new_i32();
570 tcg_gen_ld_i32(t0, cpu_env, offsetof(CPUPPCState, spe_fscr));
571 tcg_gen_extu_i32_tl(cpu_gpr[gprn], t0);
572 tcg_temp_free_i32(t0);
573 }
574
spr_write_spefscr(DisasContext * ctx,int sprn,int gprn)575 static void spr_write_spefscr(DisasContext *ctx, int sprn, int gprn)
576 {
577 TCGv_i32 t0 = tcg_temp_new_i32();
578 tcg_gen_trunc_tl_i32(t0, cpu_gpr[gprn]);
579 tcg_gen_st_i32(t0, cpu_env, offsetof(CPUPPCState, spe_fscr));
580 tcg_temp_free_i32(t0);
581 }
582
583 #if !defined(CONFIG_USER_ONLY)
584 /* Callback used to write the exception vector base */
spr_write_excp_prefix(DisasContext * ctx,int sprn,int gprn)585 static void spr_write_excp_prefix(DisasContext *ctx, int sprn, int gprn)
586 {
587 TCGv t0 = tcg_temp_new();
588 tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUPPCState, ivpr_mask));
589 tcg_gen_and_tl(t0, t0, cpu_gpr[gprn]);
590 tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_prefix));
591 gen_store_spr(sprn, t0);
592 tcg_temp_free(t0);
593 }
594
spr_write_excp_vector(DisasContext * ctx,int sprn,int gprn)595 static void spr_write_excp_vector(DisasContext *ctx, int sprn, int gprn)
596 {
597 int sprn_offs;
598
599 if (sprn >= SPR_BOOKE_IVOR0 && sprn <= SPR_BOOKE_IVOR15) {
600 sprn_offs = sprn - SPR_BOOKE_IVOR0;
601 } else if (sprn >= SPR_BOOKE_IVOR32 && sprn <= SPR_BOOKE_IVOR37) {
602 sprn_offs = sprn - SPR_BOOKE_IVOR32 + 32;
603 } else if (sprn >= SPR_BOOKE_IVOR38 && sprn <= SPR_BOOKE_IVOR42) {
604 sprn_offs = sprn - SPR_BOOKE_IVOR38 + 38;
605 } else {
606 printf("Trying to write an unknown exception vector %d %03x\n",
607 sprn, sprn);
608 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
609 return;
610 }
611
612 TCGv t0 = tcg_temp_new();
613 tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUPPCState, ivor_mask));
614 tcg_gen_and_tl(t0, t0, cpu_gpr[gprn]);
615 tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_vectors[sprn_offs]));
616 gen_store_spr(sprn, t0);
617 tcg_temp_free(t0);
618 }
619 #endif
620
vscr_init(CPUPPCState * env,uint32_t val)621 static inline void vscr_init(CPUPPCState *env, uint32_t val)
622 {
623 /* Altivec always uses round-to-nearest */
624 set_float_rounding_mode(float_round_nearest_even, &env->vec_status);
625 helper_mtvscr(env, val);
626 }
627
628 #ifdef CONFIG_USER_ONLY
629 #define spr_register_kvm(env, num, name, uea_read, uea_write, \
630 oea_read, oea_write, one_reg_id, initial_value) \
631 _spr_register(env, num, name, uea_read, uea_write, initial_value)
632 #define spr_register_kvm_hv(env, num, name, uea_read, uea_write, \
633 oea_read, oea_write, hea_read, hea_write, \
634 one_reg_id, initial_value) \
635 _spr_register(env, num, name, uea_read, uea_write, initial_value)
636 #else
637 #if !defined(CONFIG_KVM)
638 #define spr_register_kvm(env, num, name, uea_read, uea_write, \
639 oea_read, oea_write, one_reg_id, initial_value) \
640 _spr_register(env, num, name, uea_read, uea_write, \
641 oea_read, oea_write, oea_read, oea_write, initial_value)
642 #define spr_register_kvm_hv(env, num, name, uea_read, uea_write, \
643 oea_read, oea_write, hea_read, hea_write, \
644 one_reg_id, initial_value) \
645 _spr_register(env, num, name, uea_read, uea_write, \
646 oea_read, oea_write, hea_read, hea_write, initial_value)
647 #else
648 #define spr_register_kvm(env, num, name, uea_read, uea_write, \
649 oea_read, oea_write, one_reg_id, initial_value) \
650 _spr_register(env, num, name, uea_read, uea_write, \
651 oea_read, oea_write, oea_read, oea_write, \
652 one_reg_id, initial_value)
653 #define spr_register_kvm_hv(env, num, name, uea_read, uea_write, \
654 oea_read, oea_write, hea_read, hea_write, \
655 one_reg_id, initial_value) \
656 _spr_register(env, num, name, uea_read, uea_write, \
657 oea_read, oea_write, hea_read, hea_write, \
658 one_reg_id, initial_value)
659 #endif
660 #endif
661
662 #define spr_register(env, num, name, uea_read, uea_write, \
663 oea_read, oea_write, initial_value) \
664 spr_register_kvm(env, num, name, uea_read, uea_write, \
665 oea_read, oea_write, 0, initial_value)
666
667 #define spr_register_hv(env, num, name, uea_read, uea_write, \
668 oea_read, oea_write, hea_read, hea_write, \
669 initial_value) \
670 spr_register_kvm_hv(env, num, name, uea_read, uea_write, \
671 oea_read, oea_write, hea_read, hea_write, \
672 0, initial_value)
673
_spr_register(CPUPPCState * env,int num,const char * name,void (* uea_read)(DisasContext * ctx,int gprn,int sprn),void (* uea_write)(DisasContext * ctx,int sprn,int gprn),void (* oea_read)(DisasContext * ctx,int gprn,int sprn),void (* oea_write)(DisasContext * ctx,int sprn,int gprn),void (* hea_read)(DisasContext * opaque,int gprn,int sprn),void (* hea_write)(DisasContext * opaque,int sprn,int gprn),uint64_t one_reg_id,target_ulong initial_value)674 static inline void _spr_register(CPUPPCState *env, int num,
675 const char *name,
676 void (*uea_read)(DisasContext *ctx,
677 int gprn, int sprn),
678 void (*uea_write)(DisasContext *ctx,
679 int sprn, int gprn),
680 #if !defined(CONFIG_USER_ONLY)
681
682 void (*oea_read)(DisasContext *ctx,
683 int gprn, int sprn),
684 void (*oea_write)(DisasContext *ctx,
685 int sprn, int gprn),
686 void (*hea_read)(DisasContext *opaque,
687 int gprn, int sprn),
688 void (*hea_write)(DisasContext *opaque,
689 int sprn, int gprn),
690 #endif
691 #if defined(CONFIG_KVM)
692 uint64_t one_reg_id,
693 #endif
694 target_ulong initial_value)
695 {
696 ppc_spr_t *spr;
697
698 spr = &env->spr_cb[num];
699 if (spr->name != NULL || env->spr[num] != 0x00000000 ||
700 #if !defined(CONFIG_USER_ONLY)
701 spr->oea_read != NULL || spr->oea_write != NULL ||
702 #endif
703 spr->uea_read != NULL || spr->uea_write != NULL) {
704 printf("Error: Trying to register SPR %d (%03x) twice !\n", num, num);
705 exit(1);
706 }
707 #if defined(PPC_DEBUG_SPR)
708 printf("*** register spr %d (%03x) %s val " TARGET_FMT_lx "\n", num, num,
709 name, initial_value);
710 #endif
711 spr->name = name;
712 spr->uea_read = uea_read;
713 spr->uea_write = uea_write;
714 #if !defined(CONFIG_USER_ONLY)
715 spr->oea_read = oea_read;
716 spr->oea_write = oea_write;
717 spr->hea_read = hea_read;
718 spr->hea_write = hea_write;
719 #endif
720 #if defined(CONFIG_KVM)
721 spr->one_reg_id = one_reg_id,
722 #endif
723 env->spr[num] = spr->default_value = initial_value;
724 }
725
726 /* Generic PowerPC SPRs */
gen_spr_generic(CPUPPCState * env)727 static void gen_spr_generic(CPUPPCState *env)
728 {
729 /* Integer processing */
730 spr_register(env, SPR_XER, "XER",
731 &spr_read_xer, &spr_write_xer,
732 &spr_read_xer, &spr_write_xer,
733 0x00000000);
734 /* Branch contol */
735 spr_register(env, SPR_LR, "LR",
736 &spr_read_lr, &spr_write_lr,
737 &spr_read_lr, &spr_write_lr,
738 0x00000000);
739 spr_register(env, SPR_CTR, "CTR",
740 &spr_read_ctr, &spr_write_ctr,
741 &spr_read_ctr, &spr_write_ctr,
742 0x00000000);
743 /* Interrupt processing */
744 spr_register(env, SPR_SRR0, "SRR0",
745 SPR_NOACCESS, SPR_NOACCESS,
746 &spr_read_generic, &spr_write_generic,
747 0x00000000);
748 spr_register(env, SPR_SRR1, "SRR1",
749 SPR_NOACCESS, SPR_NOACCESS,
750 &spr_read_generic, &spr_write_generic,
751 0x00000000);
752 /* Processor control */
753 spr_register(env, SPR_SPRG0, "SPRG0",
754 SPR_NOACCESS, SPR_NOACCESS,
755 &spr_read_generic, &spr_write_generic,
756 0x00000000);
757 spr_register(env, SPR_SPRG1, "SPRG1",
758 SPR_NOACCESS, SPR_NOACCESS,
759 &spr_read_generic, &spr_write_generic,
760 0x00000000);
761 spr_register(env, SPR_SPRG2, "SPRG2",
762 SPR_NOACCESS, SPR_NOACCESS,
763 &spr_read_generic, &spr_write_generic,
764 0x00000000);
765 spr_register(env, SPR_SPRG3, "SPRG3",
766 SPR_NOACCESS, SPR_NOACCESS,
767 &spr_read_generic, &spr_write_generic,
768 0x00000000);
769 }
770
771 /* SPR common to all non-embedded PowerPC, including 601 */
gen_spr_ne_601(CPUPPCState * env)772 static void gen_spr_ne_601(CPUPPCState *env)
773 {
774 /* Exception processing */
775 spr_register_kvm(env, SPR_DSISR, "DSISR",
776 SPR_NOACCESS, SPR_NOACCESS,
777 &spr_read_generic, &spr_write_generic,
778 KVM_REG_PPC_DSISR, 0x00000000);
779 spr_register_kvm(env, SPR_DAR, "DAR",
780 SPR_NOACCESS, SPR_NOACCESS,
781 &spr_read_generic, &spr_write_generic,
782 KVM_REG_PPC_DAR, 0x00000000);
783 /* Timer */
784 spr_register(env, SPR_DECR, "DECR",
785 SPR_NOACCESS, SPR_NOACCESS,
786 &spr_read_decr, &spr_write_decr,
787 0x00000000);
788 }
789
790 /* Storage Description Register 1 */
gen_spr_sdr1(CPUPPCState * env)791 static void gen_spr_sdr1(CPUPPCState *env)
792 {
793 #ifndef CONFIG_USER_ONLY
794 if (env->has_hv_mode) {
795 /*
796 * SDR1 is a hypervisor resource on CPUs which have a
797 * hypervisor mode
798 */
799 spr_register_hv(env, SPR_SDR1, "SDR1",
800 SPR_NOACCESS, SPR_NOACCESS,
801 SPR_NOACCESS, SPR_NOACCESS,
802 &spr_read_generic, &spr_write_sdr1,
803 0x00000000);
804 } else {
805 spr_register(env, SPR_SDR1, "SDR1",
806 SPR_NOACCESS, SPR_NOACCESS,
807 &spr_read_generic, &spr_write_sdr1,
808 0x00000000);
809 }
810 #endif
811 }
812
813 /* BATs 0-3 */
gen_low_BATs(CPUPPCState * env)814 static void gen_low_BATs(CPUPPCState *env)
815 {
816 #if !defined(CONFIG_USER_ONLY)
817 spr_register(env, SPR_IBAT0U, "IBAT0U",
818 SPR_NOACCESS, SPR_NOACCESS,
819 &spr_read_ibat, &spr_write_ibatu,
820 0x00000000);
821 spr_register(env, SPR_IBAT0L, "IBAT0L",
822 SPR_NOACCESS, SPR_NOACCESS,
823 &spr_read_ibat, &spr_write_ibatl,
824 0x00000000);
825 spr_register(env, SPR_IBAT1U, "IBAT1U",
826 SPR_NOACCESS, SPR_NOACCESS,
827 &spr_read_ibat, &spr_write_ibatu,
828 0x00000000);
829 spr_register(env, SPR_IBAT1L, "IBAT1L",
830 SPR_NOACCESS, SPR_NOACCESS,
831 &spr_read_ibat, &spr_write_ibatl,
832 0x00000000);
833 spr_register(env, SPR_IBAT2U, "IBAT2U",
834 SPR_NOACCESS, SPR_NOACCESS,
835 &spr_read_ibat, &spr_write_ibatu,
836 0x00000000);
837 spr_register(env, SPR_IBAT2L, "IBAT2L",
838 SPR_NOACCESS, SPR_NOACCESS,
839 &spr_read_ibat, &spr_write_ibatl,
840 0x00000000);
841 spr_register(env, SPR_IBAT3U, "IBAT3U",
842 SPR_NOACCESS, SPR_NOACCESS,
843 &spr_read_ibat, &spr_write_ibatu,
844 0x00000000);
845 spr_register(env, SPR_IBAT3L, "IBAT3L",
846 SPR_NOACCESS, SPR_NOACCESS,
847 &spr_read_ibat, &spr_write_ibatl,
848 0x00000000);
849 spr_register(env, SPR_DBAT0U, "DBAT0U",
850 SPR_NOACCESS, SPR_NOACCESS,
851 &spr_read_dbat, &spr_write_dbatu,
852 0x00000000);
853 spr_register(env, SPR_DBAT0L, "DBAT0L",
854 SPR_NOACCESS, SPR_NOACCESS,
855 &spr_read_dbat, &spr_write_dbatl,
856 0x00000000);
857 spr_register(env, SPR_DBAT1U, "DBAT1U",
858 SPR_NOACCESS, SPR_NOACCESS,
859 &spr_read_dbat, &spr_write_dbatu,
860 0x00000000);
861 spr_register(env, SPR_DBAT1L, "DBAT1L",
862 SPR_NOACCESS, SPR_NOACCESS,
863 &spr_read_dbat, &spr_write_dbatl,
864 0x00000000);
865 spr_register(env, SPR_DBAT2U, "DBAT2U",
866 SPR_NOACCESS, SPR_NOACCESS,
867 &spr_read_dbat, &spr_write_dbatu,
868 0x00000000);
869 spr_register(env, SPR_DBAT2L, "DBAT2L",
870 SPR_NOACCESS, SPR_NOACCESS,
871 &spr_read_dbat, &spr_write_dbatl,
872 0x00000000);
873 spr_register(env, SPR_DBAT3U, "DBAT3U",
874 SPR_NOACCESS, SPR_NOACCESS,
875 &spr_read_dbat, &spr_write_dbatu,
876 0x00000000);
877 spr_register(env, SPR_DBAT3L, "DBAT3L",
878 SPR_NOACCESS, SPR_NOACCESS,
879 &spr_read_dbat, &spr_write_dbatl,
880 0x00000000);
881 env->nb_BATs += 4;
882 #endif
883 }
884
885 /* BATs 4-7 */
gen_high_BATs(CPUPPCState * env)886 static void gen_high_BATs(CPUPPCState *env)
887 {
888 #if !defined(CONFIG_USER_ONLY)
889 spr_register(env, SPR_IBAT4U, "IBAT4U",
890 SPR_NOACCESS, SPR_NOACCESS,
891 &spr_read_ibat_h, &spr_write_ibatu_h,
892 0x00000000);
893 spr_register(env, SPR_IBAT4L, "IBAT4L",
894 SPR_NOACCESS, SPR_NOACCESS,
895 &spr_read_ibat_h, &spr_write_ibatl_h,
896 0x00000000);
897 spr_register(env, SPR_IBAT5U, "IBAT5U",
898 SPR_NOACCESS, SPR_NOACCESS,
899 &spr_read_ibat_h, &spr_write_ibatu_h,
900 0x00000000);
901 spr_register(env, SPR_IBAT5L, "IBAT5L",
902 SPR_NOACCESS, SPR_NOACCESS,
903 &spr_read_ibat_h, &spr_write_ibatl_h,
904 0x00000000);
905 spr_register(env, SPR_IBAT6U, "IBAT6U",
906 SPR_NOACCESS, SPR_NOACCESS,
907 &spr_read_ibat_h, &spr_write_ibatu_h,
908 0x00000000);
909 spr_register(env, SPR_IBAT6L, "IBAT6L",
910 SPR_NOACCESS, SPR_NOACCESS,
911 &spr_read_ibat_h, &spr_write_ibatl_h,
912 0x00000000);
913 spr_register(env, SPR_IBAT7U, "IBAT7U",
914 SPR_NOACCESS, SPR_NOACCESS,
915 &spr_read_ibat_h, &spr_write_ibatu_h,
916 0x00000000);
917 spr_register(env, SPR_IBAT7L, "IBAT7L",
918 SPR_NOACCESS, SPR_NOACCESS,
919 &spr_read_ibat_h, &spr_write_ibatl_h,
920 0x00000000);
921 spr_register(env, SPR_DBAT4U, "DBAT4U",
922 SPR_NOACCESS, SPR_NOACCESS,
923 &spr_read_dbat_h, &spr_write_dbatu_h,
924 0x00000000);
925 spr_register(env, SPR_DBAT4L, "DBAT4L",
926 SPR_NOACCESS, SPR_NOACCESS,
927 &spr_read_dbat_h, &spr_write_dbatl_h,
928 0x00000000);
929 spr_register(env, SPR_DBAT5U, "DBAT5U",
930 SPR_NOACCESS, SPR_NOACCESS,
931 &spr_read_dbat_h, &spr_write_dbatu_h,
932 0x00000000);
933 spr_register(env, SPR_DBAT5L, "DBAT5L",
934 SPR_NOACCESS, SPR_NOACCESS,
935 &spr_read_dbat_h, &spr_write_dbatl_h,
936 0x00000000);
937 spr_register(env, SPR_DBAT6U, "DBAT6U",
938 SPR_NOACCESS, SPR_NOACCESS,
939 &spr_read_dbat_h, &spr_write_dbatu_h,
940 0x00000000);
941 spr_register(env, SPR_DBAT6L, "DBAT6L",
942 SPR_NOACCESS, SPR_NOACCESS,
943 &spr_read_dbat_h, &spr_write_dbatl_h,
944 0x00000000);
945 spr_register(env, SPR_DBAT7U, "DBAT7U",
946 SPR_NOACCESS, SPR_NOACCESS,
947 &spr_read_dbat_h, &spr_write_dbatu_h,
948 0x00000000);
949 spr_register(env, SPR_DBAT7L, "DBAT7L",
950 SPR_NOACCESS, SPR_NOACCESS,
951 &spr_read_dbat_h, &spr_write_dbatl_h,
952 0x00000000);
953 env->nb_BATs += 4;
954 #endif
955 }
956
957 /* Generic PowerPC time base */
gen_tbl(CPUPPCState * env)958 static void gen_tbl(CPUPPCState *env)
959 {
960 spr_register(env, SPR_VTBL, "TBL",
961 &spr_read_tbl, SPR_NOACCESS,
962 &spr_read_tbl, SPR_NOACCESS,
963 0x00000000);
964 spr_register(env, SPR_TBL, "TBL",
965 &spr_read_tbl, SPR_NOACCESS,
966 &spr_read_tbl, &spr_write_tbl,
967 0x00000000);
968 spr_register(env, SPR_VTBU, "TBU",
969 &spr_read_tbu, SPR_NOACCESS,
970 &spr_read_tbu, SPR_NOACCESS,
971 0x00000000);
972 spr_register(env, SPR_TBU, "TBU",
973 &spr_read_tbu, SPR_NOACCESS,
974 &spr_read_tbu, &spr_write_tbu,
975 0x00000000);
976 }
977
978 /* Softare table search registers */
gen_6xx_7xx_soft_tlb(CPUPPCState * env,int nb_tlbs,int nb_ways)979 static void gen_6xx_7xx_soft_tlb(CPUPPCState *env, int nb_tlbs, int nb_ways)
980 {
981 #if !defined(CONFIG_USER_ONLY)
982 env->nb_tlb = nb_tlbs;
983 env->nb_ways = nb_ways;
984 env->id_tlbs = 1;
985 env->tlb_type = TLB_6XX;
986 spr_register(env, SPR_DMISS, "DMISS",
987 SPR_NOACCESS, SPR_NOACCESS,
988 &spr_read_generic, SPR_NOACCESS,
989 0x00000000);
990 spr_register(env, SPR_DCMP, "DCMP",
991 SPR_NOACCESS, SPR_NOACCESS,
992 &spr_read_generic, SPR_NOACCESS,
993 0x00000000);
994 spr_register(env, SPR_HASH1, "HASH1",
995 SPR_NOACCESS, SPR_NOACCESS,
996 &spr_read_generic, SPR_NOACCESS,
997 0x00000000);
998 spr_register(env, SPR_HASH2, "HASH2",
999 SPR_NOACCESS, SPR_NOACCESS,
1000 &spr_read_generic, SPR_NOACCESS,
1001 0x00000000);
1002 spr_register(env, SPR_IMISS, "IMISS",
1003 SPR_NOACCESS, SPR_NOACCESS,
1004 &spr_read_generic, SPR_NOACCESS,
1005 0x00000000);
1006 spr_register(env, SPR_ICMP, "ICMP",
1007 SPR_NOACCESS, SPR_NOACCESS,
1008 &spr_read_generic, SPR_NOACCESS,
1009 0x00000000);
1010 spr_register(env, SPR_RPA, "RPA",
1011 SPR_NOACCESS, SPR_NOACCESS,
1012 &spr_read_generic, &spr_write_generic,
1013 0x00000000);
1014 #endif
1015 }
1016
1017 /* SPR common to MPC755 and G2 */
gen_spr_G2_755(CPUPPCState * env)1018 static void gen_spr_G2_755(CPUPPCState *env)
1019 {
1020 /* SGPRs */
1021 spr_register(env, SPR_SPRG4, "SPRG4",
1022 SPR_NOACCESS, SPR_NOACCESS,
1023 &spr_read_generic, &spr_write_generic,
1024 0x00000000);
1025 spr_register(env, SPR_SPRG5, "SPRG5",
1026 SPR_NOACCESS, SPR_NOACCESS,
1027 &spr_read_generic, &spr_write_generic,
1028 0x00000000);
1029 spr_register(env, SPR_SPRG6, "SPRG6",
1030 SPR_NOACCESS, SPR_NOACCESS,
1031 &spr_read_generic, &spr_write_generic,
1032 0x00000000);
1033 spr_register(env, SPR_SPRG7, "SPRG7",
1034 SPR_NOACCESS, SPR_NOACCESS,
1035 &spr_read_generic, &spr_write_generic,
1036 0x00000000);
1037 }
1038
1039 /* SPR common to all 7xx PowerPC implementations */
gen_spr_7xx(CPUPPCState * env)1040 static void gen_spr_7xx(CPUPPCState *env)
1041 {
1042 /* Breakpoints */
1043 /* XXX : not implemented */
1044 spr_register_kvm(env, SPR_DABR, "DABR",
1045 SPR_NOACCESS, SPR_NOACCESS,
1046 &spr_read_generic, &spr_write_generic,
1047 KVM_REG_PPC_DABR, 0x00000000);
1048 /* XXX : not implemented */
1049 spr_register(env, SPR_IABR, "IABR",
1050 SPR_NOACCESS, SPR_NOACCESS,
1051 &spr_read_generic, &spr_write_generic,
1052 0x00000000);
1053 /* Cache management */
1054 /* XXX : not implemented */
1055 spr_register(env, SPR_ICTC, "ICTC",
1056 SPR_NOACCESS, SPR_NOACCESS,
1057 &spr_read_generic, &spr_write_generic,
1058 0x00000000);
1059 /* Performance monitors */
1060 /* XXX : not implemented */
1061 spr_register(env, SPR_7XX_MMCR0, "MMCR0",
1062 SPR_NOACCESS, SPR_NOACCESS,
1063 &spr_read_generic, &spr_write_generic,
1064 0x00000000);
1065 /* XXX : not implemented */
1066 spr_register(env, SPR_7XX_MMCR1, "MMCR1",
1067 SPR_NOACCESS, SPR_NOACCESS,
1068 &spr_read_generic, &spr_write_generic,
1069 0x00000000);
1070 /* XXX : not implemented */
1071 spr_register(env, SPR_7XX_PMC1, "PMC1",
1072 SPR_NOACCESS, SPR_NOACCESS,
1073 &spr_read_generic, &spr_write_generic,
1074 0x00000000);
1075 /* XXX : not implemented */
1076 spr_register(env, SPR_7XX_PMC2, "PMC2",
1077 SPR_NOACCESS, SPR_NOACCESS,
1078 &spr_read_generic, &spr_write_generic,
1079 0x00000000);
1080 /* XXX : not implemented */
1081 spr_register(env, SPR_7XX_PMC3, "PMC3",
1082 SPR_NOACCESS, SPR_NOACCESS,
1083 &spr_read_generic, &spr_write_generic,
1084 0x00000000);
1085 /* XXX : not implemented */
1086 spr_register(env, SPR_7XX_PMC4, "PMC4",
1087 SPR_NOACCESS, SPR_NOACCESS,
1088 &spr_read_generic, &spr_write_generic,
1089 0x00000000);
1090 /* XXX : not implemented */
1091 spr_register(env, SPR_7XX_SIAR, "SIAR",
1092 SPR_NOACCESS, SPR_NOACCESS,
1093 &spr_read_generic, SPR_NOACCESS,
1094 0x00000000);
1095 /* XXX : not implemented */
1096 spr_register(env, SPR_7XX_UMMCR0, "UMMCR0",
1097 &spr_read_ureg, SPR_NOACCESS,
1098 &spr_read_ureg, SPR_NOACCESS,
1099 0x00000000);
1100 /* XXX : not implemented */
1101 spr_register(env, SPR_7XX_UMMCR1, "UMMCR1",
1102 &spr_read_ureg, SPR_NOACCESS,
1103 &spr_read_ureg, SPR_NOACCESS,
1104 0x00000000);
1105 /* XXX : not implemented */
1106 spr_register(env, SPR_7XX_UPMC1, "UPMC1",
1107 &spr_read_ureg, SPR_NOACCESS,
1108 &spr_read_ureg, SPR_NOACCESS,
1109 0x00000000);
1110 /* XXX : not implemented */
1111 spr_register(env, SPR_7XX_UPMC2, "UPMC2",
1112 &spr_read_ureg, SPR_NOACCESS,
1113 &spr_read_ureg, SPR_NOACCESS,
1114 0x00000000);
1115 /* XXX : not implemented */
1116 spr_register(env, SPR_7XX_UPMC3, "UPMC3",
1117 &spr_read_ureg, SPR_NOACCESS,
1118 &spr_read_ureg, SPR_NOACCESS,
1119 0x00000000);
1120 /* XXX : not implemented */
1121 spr_register(env, SPR_7XX_UPMC4, "UPMC4",
1122 &spr_read_ureg, SPR_NOACCESS,
1123 &spr_read_ureg, SPR_NOACCESS,
1124 0x00000000);
1125 /* XXX : not implemented */
1126 spr_register(env, SPR_7XX_USIAR, "USIAR",
1127 &spr_read_ureg, SPR_NOACCESS,
1128 &spr_read_ureg, SPR_NOACCESS,
1129 0x00000000);
1130 /* External access control */
1131 /* XXX : not implemented */
1132 spr_register(env, SPR_EAR, "EAR",
1133 SPR_NOACCESS, SPR_NOACCESS,
1134 &spr_read_generic, &spr_write_generic,
1135 0x00000000);
1136 }
1137
1138 #ifdef TARGET_PPC64
1139 #ifndef CONFIG_USER_ONLY
spr_write_amr(DisasContext * ctx,int sprn,int gprn)1140 static void spr_write_amr(DisasContext *ctx, int sprn, int gprn)
1141 {
1142 TCGv t0 = tcg_temp_new();
1143 TCGv t1 = tcg_temp_new();
1144 TCGv t2 = tcg_temp_new();
1145
1146 /*
1147 * Note, the HV=1 PR=0 case is handled earlier by simply using
1148 * spr_write_generic for HV mode in the SPR table
1149 */
1150
1151 /* Build insertion mask into t1 based on context */
1152 if (ctx->pr) {
1153 gen_load_spr(t1, SPR_UAMOR);
1154 } else {
1155 gen_load_spr(t1, SPR_AMOR);
1156 }
1157
1158 /* Mask new bits into t2 */
1159 tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]);
1160
1161 /* Load AMR and clear new bits in t0 */
1162 gen_load_spr(t0, SPR_AMR);
1163 tcg_gen_andc_tl(t0, t0, t1);
1164
1165 /* Or'in new bits and write it out */
1166 tcg_gen_or_tl(t0, t0, t2);
1167 gen_store_spr(SPR_AMR, t0);
1168 spr_store_dump_spr(SPR_AMR);
1169
1170 tcg_temp_free(t0);
1171 tcg_temp_free(t1);
1172 tcg_temp_free(t2);
1173 }
1174
spr_write_uamor(DisasContext * ctx,int sprn,int gprn)1175 static void spr_write_uamor(DisasContext *ctx, int sprn, int gprn)
1176 {
1177 TCGv t0 = tcg_temp_new();
1178 TCGv t1 = tcg_temp_new();
1179 TCGv t2 = tcg_temp_new();
1180
1181 /*
1182 * Note, the HV=1 case is handled earlier by simply using
1183 * spr_write_generic for HV mode in the SPR table
1184 */
1185
1186 /* Build insertion mask into t1 based on context */
1187 gen_load_spr(t1, SPR_AMOR);
1188
1189 /* Mask new bits into t2 */
1190 tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]);
1191
1192 /* Load AMR and clear new bits in t0 */
1193 gen_load_spr(t0, SPR_UAMOR);
1194 tcg_gen_andc_tl(t0, t0, t1);
1195
1196 /* Or'in new bits and write it out */
1197 tcg_gen_or_tl(t0, t0, t2);
1198 gen_store_spr(SPR_UAMOR, t0);
1199 spr_store_dump_spr(SPR_UAMOR);
1200
1201 tcg_temp_free(t0);
1202 tcg_temp_free(t1);
1203 tcg_temp_free(t2);
1204 }
1205
spr_write_iamr(DisasContext * ctx,int sprn,int gprn)1206 static void spr_write_iamr(DisasContext *ctx, int sprn, int gprn)
1207 {
1208 TCGv t0 = tcg_temp_new();
1209 TCGv t1 = tcg_temp_new();
1210 TCGv t2 = tcg_temp_new();
1211
1212 /*
1213 * Note, the HV=1 case is handled earlier by simply using
1214 * spr_write_generic for HV mode in the SPR table
1215 */
1216
1217 /* Build insertion mask into t1 based on context */
1218 gen_load_spr(t1, SPR_AMOR);
1219
1220 /* Mask new bits into t2 */
1221 tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]);
1222
1223 /* Load AMR and clear new bits in t0 */
1224 gen_load_spr(t0, SPR_IAMR);
1225 tcg_gen_andc_tl(t0, t0, t1);
1226
1227 /* Or'in new bits and write it out */
1228 tcg_gen_or_tl(t0, t0, t2);
1229 gen_store_spr(SPR_IAMR, t0);
1230 spr_store_dump_spr(SPR_IAMR);
1231
1232 tcg_temp_free(t0);
1233 tcg_temp_free(t1);
1234 tcg_temp_free(t2);
1235 }
1236 #endif /* CONFIG_USER_ONLY */
1237
gen_spr_amr(CPUPPCState * env)1238 static void gen_spr_amr(CPUPPCState *env)
1239 {
1240 #ifndef CONFIG_USER_ONLY
1241 /*
1242 * Virtual Page Class Key protection
1243 *
1244 * The AMR is accessible either via SPR 13 or SPR 29. 13 is
1245 * userspace accessible, 29 is privileged. So we only need to set
1246 * the kvm ONE_REG id on one of them, we use 29
1247 */
1248 spr_register(env, SPR_UAMR, "UAMR",
1249 &spr_read_generic, &spr_write_amr,
1250 &spr_read_generic, &spr_write_amr,
1251 0);
1252 spr_register_kvm_hv(env, SPR_AMR, "AMR",
1253 SPR_NOACCESS, SPR_NOACCESS,
1254 &spr_read_generic, &spr_write_amr,
1255 &spr_read_generic, &spr_write_generic,
1256 KVM_REG_PPC_AMR, 0);
1257 spr_register_kvm_hv(env, SPR_UAMOR, "UAMOR",
1258 SPR_NOACCESS, SPR_NOACCESS,
1259 &spr_read_generic, &spr_write_uamor,
1260 &spr_read_generic, &spr_write_generic,
1261 KVM_REG_PPC_UAMOR, 0);
1262 spr_register_hv(env, SPR_AMOR, "AMOR",
1263 SPR_NOACCESS, SPR_NOACCESS,
1264 SPR_NOACCESS, SPR_NOACCESS,
1265 &spr_read_generic, &spr_write_generic,
1266 0);
1267 #endif /* !CONFIG_USER_ONLY */
1268 }
1269
gen_spr_iamr(CPUPPCState * env)1270 static void gen_spr_iamr(CPUPPCState *env)
1271 {
1272 #ifndef CONFIG_USER_ONLY
1273 spr_register_kvm_hv(env, SPR_IAMR, "IAMR",
1274 SPR_NOACCESS, SPR_NOACCESS,
1275 &spr_read_generic, &spr_write_iamr,
1276 &spr_read_generic, &spr_write_generic,
1277 KVM_REG_PPC_IAMR, 0);
1278 #endif /* !CONFIG_USER_ONLY */
1279 }
1280 #endif /* TARGET_PPC64 */
1281
1282 #ifndef CONFIG_USER_ONLY
spr_read_thrm(DisasContext * ctx,int gprn,int sprn)1283 static void spr_read_thrm(DisasContext *ctx, int gprn, int sprn)
1284 {
1285 gen_helper_fixup_thrm(cpu_env);
1286 gen_load_spr(cpu_gpr[gprn], sprn);
1287 spr_load_dump_spr(sprn);
1288 }
1289 #endif /* !CONFIG_USER_ONLY */
1290
gen_spr_thrm(CPUPPCState * env)1291 static void gen_spr_thrm(CPUPPCState *env)
1292 {
1293 /* Thermal management */
1294 /* XXX : not implemented */
1295 spr_register(env, SPR_THRM1, "THRM1",
1296 SPR_NOACCESS, SPR_NOACCESS,
1297 &spr_read_thrm, &spr_write_generic,
1298 0x00000000);
1299 /* XXX : not implemented */
1300 spr_register(env, SPR_THRM2, "THRM2",
1301 SPR_NOACCESS, SPR_NOACCESS,
1302 &spr_read_thrm, &spr_write_generic,
1303 0x00000000);
1304 /* XXX : not implemented */
1305 spr_register(env, SPR_THRM3, "THRM3",
1306 SPR_NOACCESS, SPR_NOACCESS,
1307 &spr_read_thrm, &spr_write_generic,
1308 0x00000000);
1309 }
1310
1311 /* SPR specific to PowerPC 604 implementation */
gen_spr_604(CPUPPCState * env)1312 static void gen_spr_604(CPUPPCState *env)
1313 {
1314 /* Processor identification */
1315 spr_register(env, SPR_PIR, "PIR",
1316 SPR_NOACCESS, SPR_NOACCESS,
1317 &spr_read_generic, &spr_write_pir,
1318 0x00000000);
1319 /* Breakpoints */
1320 /* XXX : not implemented */
1321 spr_register(env, SPR_IABR, "IABR",
1322 SPR_NOACCESS, SPR_NOACCESS,
1323 &spr_read_generic, &spr_write_generic,
1324 0x00000000);
1325 /* XXX : not implemented */
1326 spr_register_kvm(env, SPR_DABR, "DABR",
1327 SPR_NOACCESS, SPR_NOACCESS,
1328 &spr_read_generic, &spr_write_generic,
1329 KVM_REG_PPC_DABR, 0x00000000);
1330 /* Performance counters */
1331 /* XXX : not implemented */
1332 spr_register(env, SPR_7XX_MMCR0, "MMCR0",
1333 SPR_NOACCESS, SPR_NOACCESS,
1334 &spr_read_generic, &spr_write_generic,
1335 0x00000000);
1336 /* XXX : not implemented */
1337 spr_register(env, SPR_7XX_PMC1, "PMC1",
1338 SPR_NOACCESS, SPR_NOACCESS,
1339 &spr_read_generic, &spr_write_generic,
1340 0x00000000);
1341 /* XXX : not implemented */
1342 spr_register(env, SPR_7XX_PMC2, "PMC2",
1343 SPR_NOACCESS, SPR_NOACCESS,
1344 &spr_read_generic, &spr_write_generic,
1345 0x00000000);
1346 /* XXX : not implemented */
1347 spr_register(env, SPR_7XX_SIAR, "SIAR",
1348 SPR_NOACCESS, SPR_NOACCESS,
1349 &spr_read_generic, SPR_NOACCESS,
1350 0x00000000);
1351 /* XXX : not implemented */
1352 spr_register(env, SPR_SDA, "SDA",
1353 SPR_NOACCESS, SPR_NOACCESS,
1354 &spr_read_generic, SPR_NOACCESS,
1355 0x00000000);
1356 /* External access control */
1357 /* XXX : not implemented */
1358 spr_register(env, SPR_EAR, "EAR",
1359 SPR_NOACCESS, SPR_NOACCESS,
1360 &spr_read_generic, &spr_write_generic,
1361 0x00000000);
1362 }
1363
1364 /* SPR specific to PowerPC 603 implementation */
gen_spr_603(CPUPPCState * env)1365 static void gen_spr_603(CPUPPCState *env)
1366 {
1367 /* External access control */
1368 /* XXX : not implemented */
1369 spr_register(env, SPR_EAR, "EAR",
1370 SPR_NOACCESS, SPR_NOACCESS,
1371 &spr_read_generic, &spr_write_generic,
1372 0x00000000);
1373 /* Breakpoints */
1374 /* XXX : not implemented */
1375 spr_register(env, SPR_IABR, "IABR",
1376 SPR_NOACCESS, SPR_NOACCESS,
1377 &spr_read_generic, &spr_write_generic,
1378 0x00000000);
1379
1380 }
1381
1382 /* SPR specific to PowerPC G2 implementation */
gen_spr_G2(CPUPPCState * env)1383 static void gen_spr_G2(CPUPPCState *env)
1384 {
1385 /* Memory base address */
1386 /* MBAR */
1387 /* XXX : not implemented */
1388 spr_register(env, SPR_MBAR, "MBAR",
1389 SPR_NOACCESS, SPR_NOACCESS,
1390 &spr_read_generic, &spr_write_generic,
1391 0x00000000);
1392 /* Exception processing */
1393 spr_register(env, SPR_BOOKE_CSRR0, "CSRR0",
1394 SPR_NOACCESS, SPR_NOACCESS,
1395 &spr_read_generic, &spr_write_generic,
1396 0x00000000);
1397 spr_register(env, SPR_BOOKE_CSRR1, "CSRR1",
1398 SPR_NOACCESS, SPR_NOACCESS,
1399 &spr_read_generic, &spr_write_generic,
1400 0x00000000);
1401 /* Breakpoints */
1402 /* XXX : not implemented */
1403 spr_register(env, SPR_DABR, "DABR",
1404 SPR_NOACCESS, SPR_NOACCESS,
1405 &spr_read_generic, &spr_write_generic,
1406 0x00000000);
1407 /* XXX : not implemented */
1408 spr_register(env, SPR_DABR2, "DABR2",
1409 SPR_NOACCESS, SPR_NOACCESS,
1410 &spr_read_generic, &spr_write_generic,
1411 0x00000000);
1412 /* XXX : not implemented */
1413 spr_register(env, SPR_IABR, "IABR",
1414 SPR_NOACCESS, SPR_NOACCESS,
1415 &spr_read_generic, &spr_write_generic,
1416 0x00000000);
1417 /* XXX : not implemented */
1418 spr_register(env, SPR_IABR2, "IABR2",
1419 SPR_NOACCESS, SPR_NOACCESS,
1420 &spr_read_generic, &spr_write_generic,
1421 0x00000000);
1422 /* XXX : not implemented */
1423 spr_register(env, SPR_IBCR, "IBCR",
1424 SPR_NOACCESS, SPR_NOACCESS,
1425 &spr_read_generic, &spr_write_generic,
1426 0x00000000);
1427 /* XXX : not implemented */
1428 spr_register(env, SPR_DBCR, "DBCR",
1429 SPR_NOACCESS, SPR_NOACCESS,
1430 &spr_read_generic, &spr_write_generic,
1431 0x00000000);
1432 }
1433
1434 /* SPR specific to PowerPC 602 implementation */
gen_spr_602(CPUPPCState * env)1435 static void gen_spr_602(CPUPPCState *env)
1436 {
1437 /* ESA registers */
1438 /* XXX : not implemented */
1439 spr_register(env, SPR_SER, "SER",
1440 SPR_NOACCESS, SPR_NOACCESS,
1441 &spr_read_generic, &spr_write_generic,
1442 0x00000000);
1443 /* XXX : not implemented */
1444 spr_register(env, SPR_SEBR, "SEBR",
1445 SPR_NOACCESS, SPR_NOACCESS,
1446 &spr_read_generic, &spr_write_generic,
1447 0x00000000);
1448 /* XXX : not implemented */
1449 spr_register(env, SPR_ESASRR, "ESASRR",
1450 SPR_NOACCESS, SPR_NOACCESS,
1451 &spr_read_generic, &spr_write_generic,
1452 0x00000000);
1453 /* Floating point status */
1454 /* XXX : not implemented */
1455 spr_register(env, SPR_SP, "SP",
1456 SPR_NOACCESS, SPR_NOACCESS,
1457 &spr_read_generic, &spr_write_generic,
1458 0x00000000);
1459 /* XXX : not implemented */
1460 spr_register(env, SPR_LT, "LT",
1461 SPR_NOACCESS, SPR_NOACCESS,
1462 &spr_read_generic, &spr_write_generic,
1463 0x00000000);
1464 /* Watchdog timer */
1465 /* XXX : not implemented */
1466 spr_register(env, SPR_TCR, "TCR",
1467 SPR_NOACCESS, SPR_NOACCESS,
1468 &spr_read_generic, &spr_write_generic,
1469 0x00000000);
1470 /* Interrupt base */
1471 spr_register(env, SPR_IBR, "IBR",
1472 SPR_NOACCESS, SPR_NOACCESS,
1473 &spr_read_generic, &spr_write_generic,
1474 0x00000000);
1475 /* XXX : not implemented */
1476 spr_register(env, SPR_IABR, "IABR",
1477 SPR_NOACCESS, SPR_NOACCESS,
1478 &spr_read_generic, &spr_write_generic,
1479 0x00000000);
1480 }
1481
1482 /* SPR specific to PowerPC 601 implementation */
gen_spr_601(CPUPPCState * env)1483 static void gen_spr_601(CPUPPCState *env)
1484 {
1485 /* Multiplication/division register */
1486 /* MQ */
1487 spr_register(env, SPR_MQ, "MQ",
1488 &spr_read_generic, &spr_write_generic,
1489 &spr_read_generic, &spr_write_generic,
1490 0x00000000);
1491 /* RTC registers */
1492 spr_register(env, SPR_601_RTCU, "RTCU",
1493 SPR_NOACCESS, SPR_NOACCESS,
1494 SPR_NOACCESS, &spr_write_601_rtcu,
1495 0x00000000);
1496 spr_register(env, SPR_601_VRTCU, "RTCU",
1497 &spr_read_601_rtcu, SPR_NOACCESS,
1498 &spr_read_601_rtcu, SPR_NOACCESS,
1499 0x00000000);
1500 spr_register(env, SPR_601_RTCL, "RTCL",
1501 SPR_NOACCESS, SPR_NOACCESS,
1502 SPR_NOACCESS, &spr_write_601_rtcl,
1503 0x00000000);
1504 spr_register(env, SPR_601_VRTCL, "RTCL",
1505 &spr_read_601_rtcl, SPR_NOACCESS,
1506 &spr_read_601_rtcl, SPR_NOACCESS,
1507 0x00000000);
1508 /* Timer */
1509 #if 0 /* ? */
1510 spr_register(env, SPR_601_UDECR, "UDECR",
1511 &spr_read_decr, SPR_NOACCESS,
1512 &spr_read_decr, SPR_NOACCESS,
1513 0x00000000);
1514 #endif
1515 /* External access control */
1516 /* XXX : not implemented */
1517 spr_register(env, SPR_EAR, "EAR",
1518 SPR_NOACCESS, SPR_NOACCESS,
1519 &spr_read_generic, &spr_write_generic,
1520 0x00000000);
1521 /* Memory management */
1522 #if !defined(CONFIG_USER_ONLY)
1523 spr_register(env, SPR_IBAT0U, "IBAT0U",
1524 SPR_NOACCESS, SPR_NOACCESS,
1525 &spr_read_601_ubat, &spr_write_601_ubatu,
1526 0x00000000);
1527 spr_register(env, SPR_IBAT0L, "IBAT0L",
1528 SPR_NOACCESS, SPR_NOACCESS,
1529 &spr_read_601_ubat, &spr_write_601_ubatl,
1530 0x00000000);
1531 spr_register(env, SPR_IBAT1U, "IBAT1U",
1532 SPR_NOACCESS, SPR_NOACCESS,
1533 &spr_read_601_ubat, &spr_write_601_ubatu,
1534 0x00000000);
1535 spr_register(env, SPR_IBAT1L, "IBAT1L",
1536 SPR_NOACCESS, SPR_NOACCESS,
1537 &spr_read_601_ubat, &spr_write_601_ubatl,
1538 0x00000000);
1539 spr_register(env, SPR_IBAT2U, "IBAT2U",
1540 SPR_NOACCESS, SPR_NOACCESS,
1541 &spr_read_601_ubat, &spr_write_601_ubatu,
1542 0x00000000);
1543 spr_register(env, SPR_IBAT2L, "IBAT2L",
1544 SPR_NOACCESS, SPR_NOACCESS,
1545 &spr_read_601_ubat, &spr_write_601_ubatl,
1546 0x00000000);
1547 spr_register(env, SPR_IBAT3U, "IBAT3U",
1548 SPR_NOACCESS, SPR_NOACCESS,
1549 &spr_read_601_ubat, &spr_write_601_ubatu,
1550 0x00000000);
1551 spr_register(env, SPR_IBAT3L, "IBAT3L",
1552 SPR_NOACCESS, SPR_NOACCESS,
1553 &spr_read_601_ubat, &spr_write_601_ubatl,
1554 0x00000000);
1555 env->nb_BATs = 4;
1556 #endif
1557 }
1558
gen_spr_74xx(CPUPPCState * env)1559 static void gen_spr_74xx(CPUPPCState *env)
1560 {
1561 /* Processor identification */
1562 spr_register(env, SPR_PIR, "PIR",
1563 SPR_NOACCESS, SPR_NOACCESS,
1564 &spr_read_generic, &spr_write_pir,
1565 0x00000000);
1566 /* XXX : not implemented */
1567 spr_register(env, SPR_74XX_MMCR2, "MMCR2",
1568 SPR_NOACCESS, SPR_NOACCESS,
1569 &spr_read_generic, &spr_write_generic,
1570 0x00000000);
1571 /* XXX : not implemented */
1572 spr_register(env, SPR_74XX_UMMCR2, "UMMCR2",
1573 &spr_read_ureg, SPR_NOACCESS,
1574 &spr_read_ureg, SPR_NOACCESS,
1575 0x00000000);
1576 /* XXX: not implemented */
1577 spr_register(env, SPR_BAMR, "BAMR",
1578 SPR_NOACCESS, SPR_NOACCESS,
1579 &spr_read_generic, &spr_write_generic,
1580 0x00000000);
1581 /* XXX : not implemented */
1582 spr_register(env, SPR_MSSCR0, "MSSCR0",
1583 SPR_NOACCESS, SPR_NOACCESS,
1584 &spr_read_generic, &spr_write_generic,
1585 0x00000000);
1586 /* Hardware implementation registers */
1587 /* XXX : not implemented */
1588 spr_register(env, SPR_HID0, "HID0",
1589 SPR_NOACCESS, SPR_NOACCESS,
1590 &spr_read_generic, &spr_write_generic,
1591 0x00000000);
1592 /* XXX : not implemented */
1593 spr_register(env, SPR_HID1, "HID1",
1594 SPR_NOACCESS, SPR_NOACCESS,
1595 &spr_read_generic, &spr_write_generic,
1596 0x00000000);
1597 /* Altivec */
1598 spr_register(env, SPR_VRSAVE, "VRSAVE",
1599 &spr_read_generic, &spr_write_generic,
1600 &spr_read_generic, &spr_write_generic,
1601 0x00000000);
1602 /* XXX : not implemented */
1603 spr_register(env, SPR_L2CR, "L2CR",
1604 SPR_NOACCESS, SPR_NOACCESS,
1605 &spr_read_generic, spr_access_nop,
1606 0x00000000);
1607 /* Not strictly an SPR */
1608 vscr_init(env, 0x00010000);
1609 }
1610
gen_l3_ctrl(CPUPPCState * env)1611 static void gen_l3_ctrl(CPUPPCState *env)
1612 {
1613 /* L3CR */
1614 /* XXX : not implemented */
1615 spr_register(env, SPR_L3CR, "L3CR",
1616 SPR_NOACCESS, SPR_NOACCESS,
1617 &spr_read_generic, &spr_write_generic,
1618 0x00000000);
1619 /* L3ITCR0 */
1620 /* XXX : not implemented */
1621 spr_register(env, SPR_L3ITCR0, "L3ITCR0",
1622 SPR_NOACCESS, SPR_NOACCESS,
1623 &spr_read_generic, &spr_write_generic,
1624 0x00000000);
1625 /* L3PM */
1626 /* XXX : not implemented */
1627 spr_register(env, SPR_L3PM, "L3PM",
1628 SPR_NOACCESS, SPR_NOACCESS,
1629 &spr_read_generic, &spr_write_generic,
1630 0x00000000);
1631 }
1632
gen_74xx_soft_tlb(CPUPPCState * env,int nb_tlbs,int nb_ways)1633 static void gen_74xx_soft_tlb(CPUPPCState *env, int nb_tlbs, int nb_ways)
1634 {
1635 #if !defined(CONFIG_USER_ONLY)
1636 env->nb_tlb = nb_tlbs;
1637 env->nb_ways = nb_ways;
1638 env->id_tlbs = 1;
1639 env->tlb_type = TLB_6XX;
1640 /* XXX : not implemented */
1641 spr_register(env, SPR_PTEHI, "PTEHI",
1642 SPR_NOACCESS, SPR_NOACCESS,
1643 &spr_read_generic, &spr_write_generic,
1644 0x00000000);
1645 /* XXX : not implemented */
1646 spr_register(env, SPR_PTELO, "PTELO",
1647 SPR_NOACCESS, SPR_NOACCESS,
1648 &spr_read_generic, &spr_write_generic,
1649 0x00000000);
1650 /* XXX : not implemented */
1651 spr_register(env, SPR_TLBMISS, "TLBMISS",
1652 SPR_NOACCESS, SPR_NOACCESS,
1653 &spr_read_generic, &spr_write_generic,
1654 0x00000000);
1655 #endif
1656 }
1657
1658 #if !defined(CONFIG_USER_ONLY)
spr_write_e500_l1csr0(DisasContext * ctx,int sprn,int gprn)1659 static void spr_write_e500_l1csr0(DisasContext *ctx, int sprn, int gprn)
1660 {
1661 TCGv t0 = tcg_temp_new();
1662
1663 tcg_gen_andi_tl(t0, cpu_gpr[gprn], L1CSR0_DCE | L1CSR0_CPE);
1664 gen_store_spr(sprn, t0);
1665 tcg_temp_free(t0);
1666 }
1667
spr_write_e500_l1csr1(DisasContext * ctx,int sprn,int gprn)1668 static void spr_write_e500_l1csr1(DisasContext *ctx, int sprn, int gprn)
1669 {
1670 TCGv t0 = tcg_temp_new();
1671
1672 tcg_gen_andi_tl(t0, cpu_gpr[gprn], L1CSR1_ICE | L1CSR1_CPE);
1673 gen_store_spr(sprn, t0);
1674 tcg_temp_free(t0);
1675 }
1676
spr_write_booke206_mmucsr0(DisasContext * ctx,int sprn,int gprn)1677 static void spr_write_booke206_mmucsr0(DisasContext *ctx, int sprn, int gprn)
1678 {
1679 gen_helper_booke206_tlbflush(cpu_env, cpu_gpr[gprn]);
1680 }
1681
spr_write_booke_pid(DisasContext * ctx,int sprn,int gprn)1682 static void spr_write_booke_pid(DisasContext *ctx, int sprn, int gprn)
1683 {
1684 TCGv_i32 t0 = tcg_const_i32(sprn);
1685 gen_helper_booke_setpid(cpu_env, t0, cpu_gpr[gprn]);
1686 tcg_temp_free_i32(t0);
1687 }
spr_write_eplc(DisasContext * ctx,int sprn,int gprn)1688 static void spr_write_eplc(DisasContext *ctx, int sprn, int gprn)
1689 {
1690 gen_helper_booke_set_eplc(cpu_env, cpu_gpr[gprn]);
1691 }
spr_write_epsc(DisasContext * ctx,int sprn,int gprn)1692 static void spr_write_epsc(DisasContext *ctx, int sprn, int gprn)
1693 {
1694 gen_helper_booke_set_epsc(cpu_env, cpu_gpr[gprn]);
1695 }
1696
1697 #endif
1698
gen_spr_usprg3(CPUPPCState * env)1699 static void gen_spr_usprg3(CPUPPCState *env)
1700 {
1701 spr_register(env, SPR_USPRG3, "USPRG3",
1702 &spr_read_ureg, SPR_NOACCESS,
1703 &spr_read_ureg, SPR_NOACCESS,
1704 0x00000000);
1705 }
1706
gen_spr_usprgh(CPUPPCState * env)1707 static void gen_spr_usprgh(CPUPPCState *env)
1708 {
1709 spr_register(env, SPR_USPRG4, "USPRG4",
1710 &spr_read_ureg, SPR_NOACCESS,
1711 &spr_read_ureg, SPR_NOACCESS,
1712 0x00000000);
1713 spr_register(env, SPR_USPRG5, "USPRG5",
1714 &spr_read_ureg, SPR_NOACCESS,
1715 &spr_read_ureg, SPR_NOACCESS,
1716 0x00000000);
1717 spr_register(env, SPR_USPRG6, "USPRG6",
1718 &spr_read_ureg, SPR_NOACCESS,
1719 &spr_read_ureg, SPR_NOACCESS,
1720 0x00000000);
1721 spr_register(env, SPR_USPRG7, "USPRG7",
1722 &spr_read_ureg, SPR_NOACCESS,
1723 &spr_read_ureg, SPR_NOACCESS,
1724 0x00000000);
1725 }
1726
1727 /* PowerPC BookE SPR */
gen_spr_BookE(CPUPPCState * env,uint64_t ivor_mask)1728 static void gen_spr_BookE(CPUPPCState *env, uint64_t ivor_mask)
1729 {
1730 const char *ivor_names[64] = {
1731 "IVOR0", "IVOR1", "IVOR2", "IVOR3",
1732 "IVOR4", "IVOR5", "IVOR6", "IVOR7",
1733 "IVOR8", "IVOR9", "IVOR10", "IVOR11",
1734 "IVOR12", "IVOR13", "IVOR14", "IVOR15",
1735 "IVOR16", "IVOR17", "IVOR18", "IVOR19",
1736 "IVOR20", "IVOR21", "IVOR22", "IVOR23",
1737 "IVOR24", "IVOR25", "IVOR26", "IVOR27",
1738 "IVOR28", "IVOR29", "IVOR30", "IVOR31",
1739 "IVOR32", "IVOR33", "IVOR34", "IVOR35",
1740 "IVOR36", "IVOR37", "IVOR38", "IVOR39",
1741 "IVOR40", "IVOR41", "IVOR42", "IVOR43",
1742 "IVOR44", "IVOR45", "IVOR46", "IVOR47",
1743 "IVOR48", "IVOR49", "IVOR50", "IVOR51",
1744 "IVOR52", "IVOR53", "IVOR54", "IVOR55",
1745 "IVOR56", "IVOR57", "IVOR58", "IVOR59",
1746 "IVOR60", "IVOR61", "IVOR62", "IVOR63",
1747 };
1748 #define SPR_BOOKE_IVORxx (-1)
1749 int ivor_sprn[64] = {
1750 SPR_BOOKE_IVOR0, SPR_BOOKE_IVOR1, SPR_BOOKE_IVOR2, SPR_BOOKE_IVOR3,
1751 SPR_BOOKE_IVOR4, SPR_BOOKE_IVOR5, SPR_BOOKE_IVOR6, SPR_BOOKE_IVOR7,
1752 SPR_BOOKE_IVOR8, SPR_BOOKE_IVOR9, SPR_BOOKE_IVOR10, SPR_BOOKE_IVOR11,
1753 SPR_BOOKE_IVOR12, SPR_BOOKE_IVOR13, SPR_BOOKE_IVOR14, SPR_BOOKE_IVOR15,
1754 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1755 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1756 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1757 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1758 SPR_BOOKE_IVOR32, SPR_BOOKE_IVOR33, SPR_BOOKE_IVOR34, SPR_BOOKE_IVOR35,
1759 SPR_BOOKE_IVOR36, SPR_BOOKE_IVOR37, SPR_BOOKE_IVOR38, SPR_BOOKE_IVOR39,
1760 SPR_BOOKE_IVOR40, SPR_BOOKE_IVOR41, SPR_BOOKE_IVOR42, SPR_BOOKE_IVORxx,
1761 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1762 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1763 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1764 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1765 SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx, SPR_BOOKE_IVORxx,
1766 };
1767 int i;
1768
1769 /* Interrupt processing */
1770 spr_register(env, SPR_BOOKE_CSRR0, "CSRR0",
1771 SPR_NOACCESS, SPR_NOACCESS,
1772 &spr_read_generic, &spr_write_generic,
1773 0x00000000);
1774 spr_register(env, SPR_BOOKE_CSRR1, "CSRR1",
1775 SPR_NOACCESS, SPR_NOACCESS,
1776 &spr_read_generic, &spr_write_generic,
1777 0x00000000);
1778 /* Debug */
1779 /* XXX : not implemented */
1780 spr_register(env, SPR_BOOKE_IAC1, "IAC1",
1781 SPR_NOACCESS, SPR_NOACCESS,
1782 &spr_read_generic, &spr_write_generic,
1783 0x00000000);
1784 /* XXX : not implemented */
1785 spr_register(env, SPR_BOOKE_IAC2, "IAC2",
1786 SPR_NOACCESS, SPR_NOACCESS,
1787 &spr_read_generic, &spr_write_generic,
1788 0x00000000);
1789 /* XXX : not implemented */
1790 spr_register(env, SPR_BOOKE_DAC1, "DAC1",
1791 SPR_NOACCESS, SPR_NOACCESS,
1792 &spr_read_generic, &spr_write_generic,
1793 0x00000000);
1794 /* XXX : not implemented */
1795 spr_register(env, SPR_BOOKE_DAC2, "DAC2",
1796 SPR_NOACCESS, SPR_NOACCESS,
1797 &spr_read_generic, &spr_write_generic,
1798 0x00000000);
1799 /* XXX : not implemented */
1800 spr_register(env, SPR_BOOKE_DBCR0, "DBCR0",
1801 SPR_NOACCESS, SPR_NOACCESS,
1802 &spr_read_generic, &spr_write_40x_dbcr0,
1803 0x00000000);
1804 /* XXX : not implemented */
1805 spr_register(env, SPR_BOOKE_DBCR1, "DBCR1",
1806 SPR_NOACCESS, SPR_NOACCESS,
1807 &spr_read_generic, &spr_write_generic,
1808 0x00000000);
1809 /* XXX : not implemented */
1810 spr_register(env, SPR_BOOKE_DBCR2, "DBCR2",
1811 SPR_NOACCESS, SPR_NOACCESS,
1812 &spr_read_generic, &spr_write_generic,
1813 0x00000000);
1814 spr_register(env, SPR_BOOKE_DSRR0, "DSRR0",
1815 SPR_NOACCESS, SPR_NOACCESS,
1816 &spr_read_generic, &spr_write_generic,
1817 0x00000000);
1818 spr_register(env, SPR_BOOKE_DSRR1, "DSRR1",
1819 SPR_NOACCESS, SPR_NOACCESS,
1820 &spr_read_generic, &spr_write_generic,
1821 0x00000000);
1822 /* XXX : not implemented */
1823 spr_register(env, SPR_BOOKE_DBSR, "DBSR",
1824 SPR_NOACCESS, SPR_NOACCESS,
1825 &spr_read_generic, &spr_write_clear,
1826 0x00000000);
1827 spr_register(env, SPR_BOOKE_DEAR, "DEAR",
1828 SPR_NOACCESS, SPR_NOACCESS,
1829 &spr_read_generic, &spr_write_generic,
1830 0x00000000);
1831 spr_register(env, SPR_BOOKE_ESR, "ESR",
1832 SPR_NOACCESS, SPR_NOACCESS,
1833 &spr_read_generic, &spr_write_generic,
1834 0x00000000);
1835 spr_register(env, SPR_BOOKE_IVPR, "IVPR",
1836 SPR_NOACCESS, SPR_NOACCESS,
1837 &spr_read_generic, &spr_write_excp_prefix,
1838 0x00000000);
1839 /* Exception vectors */
1840 for (i = 0; i < 64; i++) {
1841 if (ivor_mask & (1ULL << i)) {
1842 if (ivor_sprn[i] == SPR_BOOKE_IVORxx) {
1843 fprintf(stderr, "ERROR: IVOR %d SPR is not defined\n", i);
1844 exit(1);
1845 }
1846 spr_register(env, ivor_sprn[i], ivor_names[i],
1847 SPR_NOACCESS, SPR_NOACCESS,
1848 &spr_read_generic, &spr_write_excp_vector,
1849 0x00000000);
1850 }
1851 }
1852 spr_register(env, SPR_BOOKE_PID, "PID",
1853 SPR_NOACCESS, SPR_NOACCESS,
1854 &spr_read_generic, &spr_write_booke_pid,
1855 0x00000000);
1856 spr_register(env, SPR_BOOKE_TCR, "TCR",
1857 SPR_NOACCESS, SPR_NOACCESS,
1858 &spr_read_generic, &spr_write_booke_tcr,
1859 0x00000000);
1860 spr_register(env, SPR_BOOKE_TSR, "TSR",
1861 SPR_NOACCESS, SPR_NOACCESS,
1862 &spr_read_generic, &spr_write_booke_tsr,
1863 0x00000000);
1864 /* Timer */
1865 spr_register(env, SPR_DECR, "DECR",
1866 SPR_NOACCESS, SPR_NOACCESS,
1867 &spr_read_decr, &spr_write_decr,
1868 0x00000000);
1869 spr_register(env, SPR_BOOKE_DECAR, "DECAR",
1870 SPR_NOACCESS, SPR_NOACCESS,
1871 SPR_NOACCESS, &spr_write_generic,
1872 0x00000000);
1873 /* SPRGs */
1874 spr_register(env, SPR_USPRG0, "USPRG0",
1875 &spr_read_generic, &spr_write_generic,
1876 &spr_read_generic, &spr_write_generic,
1877 0x00000000);
1878 spr_register(env, SPR_SPRG4, "SPRG4",
1879 SPR_NOACCESS, SPR_NOACCESS,
1880 &spr_read_generic, &spr_write_generic,
1881 0x00000000);
1882 spr_register(env, SPR_SPRG5, "SPRG5",
1883 SPR_NOACCESS, SPR_NOACCESS,
1884 &spr_read_generic, &spr_write_generic,
1885 0x00000000);
1886 spr_register(env, SPR_SPRG6, "SPRG6",
1887 SPR_NOACCESS, SPR_NOACCESS,
1888 &spr_read_generic, &spr_write_generic,
1889 0x00000000);
1890 spr_register(env, SPR_SPRG7, "SPRG7",
1891 SPR_NOACCESS, SPR_NOACCESS,
1892 &spr_read_generic, &spr_write_generic,
1893 0x00000000);
1894 spr_register(env, SPR_BOOKE_SPRG8, "SPRG8",
1895 SPR_NOACCESS, SPR_NOACCESS,
1896 &spr_read_generic, &spr_write_generic,
1897 0x00000000);
1898 spr_register(env, SPR_BOOKE_SPRG9, "SPRG9",
1899 SPR_NOACCESS, SPR_NOACCESS,
1900 &spr_read_generic, &spr_write_generic,
1901 0x00000000);
1902 }
1903
gen_tlbncfg(uint32_t assoc,uint32_t minsize,uint32_t maxsize,uint32_t flags,uint32_t nentries)1904 static inline uint32_t gen_tlbncfg(uint32_t assoc, uint32_t minsize,
1905 uint32_t maxsize, uint32_t flags,
1906 uint32_t nentries)
1907 {
1908 return (assoc << TLBnCFG_ASSOC_SHIFT) |
1909 (minsize << TLBnCFG_MINSIZE_SHIFT) |
1910 (maxsize << TLBnCFG_MAXSIZE_SHIFT) |
1911 flags | nentries;
1912 }
1913
1914 /* BookE 2.06 storage control registers */
gen_spr_BookE206(CPUPPCState * env,uint32_t mas_mask,uint32_t * tlbncfg,uint32_t mmucfg)1915 static void gen_spr_BookE206(CPUPPCState *env, uint32_t mas_mask,
1916 uint32_t *tlbncfg, uint32_t mmucfg)
1917 {
1918 #if !defined(CONFIG_USER_ONLY)
1919 const char *mas_names[8] = {
1920 "MAS0", "MAS1", "MAS2", "MAS3", "MAS4", "MAS5", "MAS6", "MAS7",
1921 };
1922 int mas_sprn[8] = {
1923 SPR_BOOKE_MAS0, SPR_BOOKE_MAS1, SPR_BOOKE_MAS2, SPR_BOOKE_MAS3,
1924 SPR_BOOKE_MAS4, SPR_BOOKE_MAS5, SPR_BOOKE_MAS6, SPR_BOOKE_MAS7,
1925 };
1926 int i;
1927
1928 /* TLB assist registers */
1929 /* XXX : not implemented */
1930 for (i = 0; i < 8; i++) {
1931 void (*uea_write)(DisasContext *ctx, int sprn, int gprn) =
1932 &spr_write_generic32;
1933 if (i == 2 && (mas_mask & (1 << i)) && (env->insns_flags & PPC_64B)) {
1934 uea_write = &spr_write_generic;
1935 }
1936 if (mas_mask & (1 << i)) {
1937 spr_register(env, mas_sprn[i], mas_names[i],
1938 SPR_NOACCESS, SPR_NOACCESS,
1939 &spr_read_generic, uea_write,
1940 0x00000000);
1941 }
1942 }
1943 if (env->nb_pids > 1) {
1944 /* XXX : not implemented */
1945 spr_register(env, SPR_BOOKE_PID1, "PID1",
1946 SPR_NOACCESS, SPR_NOACCESS,
1947 &spr_read_generic, &spr_write_booke_pid,
1948 0x00000000);
1949 }
1950 if (env->nb_pids > 2) {
1951 /* XXX : not implemented */
1952 spr_register(env, SPR_BOOKE_PID2, "PID2",
1953 SPR_NOACCESS, SPR_NOACCESS,
1954 &spr_read_generic, &spr_write_booke_pid,
1955 0x00000000);
1956 }
1957
1958 spr_register(env, SPR_BOOKE_EPLC, "EPLC",
1959 SPR_NOACCESS, SPR_NOACCESS,
1960 &spr_read_generic, &spr_write_eplc,
1961 0x00000000);
1962 spr_register(env, SPR_BOOKE_EPSC, "EPSC",
1963 SPR_NOACCESS, SPR_NOACCESS,
1964 &spr_read_generic, &spr_write_epsc,
1965 0x00000000);
1966
1967 /* XXX : not implemented */
1968 spr_register(env, SPR_MMUCFG, "MMUCFG",
1969 SPR_NOACCESS, SPR_NOACCESS,
1970 &spr_read_generic, SPR_NOACCESS,
1971 mmucfg);
1972 switch (env->nb_ways) {
1973 case 4:
1974 spr_register(env, SPR_BOOKE_TLB3CFG, "TLB3CFG",
1975 SPR_NOACCESS, SPR_NOACCESS,
1976 &spr_read_generic, SPR_NOACCESS,
1977 tlbncfg[3]);
1978 /* Fallthru */
1979 case 3:
1980 spr_register(env, SPR_BOOKE_TLB2CFG, "TLB2CFG",
1981 SPR_NOACCESS, SPR_NOACCESS,
1982 &spr_read_generic, SPR_NOACCESS,
1983 tlbncfg[2]);
1984 /* Fallthru */
1985 case 2:
1986 spr_register(env, SPR_BOOKE_TLB1CFG, "TLB1CFG",
1987 SPR_NOACCESS, SPR_NOACCESS,
1988 &spr_read_generic, SPR_NOACCESS,
1989 tlbncfg[1]);
1990 /* Fallthru */
1991 case 1:
1992 spr_register(env, SPR_BOOKE_TLB0CFG, "TLB0CFG",
1993 SPR_NOACCESS, SPR_NOACCESS,
1994 &spr_read_generic, SPR_NOACCESS,
1995 tlbncfg[0]);
1996 /* Fallthru */
1997 case 0:
1998 default:
1999 break;
2000 }
2001 #endif
2002
2003 gen_spr_usprgh(env);
2004 }
2005
2006 /* SPR specific to PowerPC 440 implementation */
gen_spr_440(CPUPPCState * env)2007 static void gen_spr_440(CPUPPCState *env)
2008 {
2009 /* Cache control */
2010 /* XXX : not implemented */
2011 spr_register(env, SPR_440_DNV0, "DNV0",
2012 SPR_NOACCESS, SPR_NOACCESS,
2013 &spr_read_generic, &spr_write_generic,
2014 0x00000000);
2015 /* XXX : not implemented */
2016 spr_register(env, SPR_440_DNV1, "DNV1",
2017 SPR_NOACCESS, SPR_NOACCESS,
2018 &spr_read_generic, &spr_write_generic,
2019 0x00000000);
2020 /* XXX : not implemented */
2021 spr_register(env, SPR_440_DNV2, "DNV2",
2022 SPR_NOACCESS, SPR_NOACCESS,
2023 &spr_read_generic, &spr_write_generic,
2024 0x00000000);
2025 /* XXX : not implemented */
2026 spr_register(env, SPR_440_DNV3, "DNV3",
2027 SPR_NOACCESS, SPR_NOACCESS,
2028 &spr_read_generic, &spr_write_generic,
2029 0x00000000);
2030 /* XXX : not implemented */
2031 spr_register(env, SPR_440_DTV0, "DTV0",
2032 SPR_NOACCESS, SPR_NOACCESS,
2033 &spr_read_generic, &spr_write_generic,
2034 0x00000000);
2035 /* XXX : not implemented */
2036 spr_register(env, SPR_440_DTV1, "DTV1",
2037 SPR_NOACCESS, SPR_NOACCESS,
2038 &spr_read_generic, &spr_write_generic,
2039 0x00000000);
2040 /* XXX : not implemented */
2041 spr_register(env, SPR_440_DTV2, "DTV2",
2042 SPR_NOACCESS, SPR_NOACCESS,
2043 &spr_read_generic, &spr_write_generic,
2044 0x00000000);
2045 /* XXX : not implemented */
2046 spr_register(env, SPR_440_DTV3, "DTV3",
2047 SPR_NOACCESS, SPR_NOACCESS,
2048 &spr_read_generic, &spr_write_generic,
2049 0x00000000);
2050 /* XXX : not implemented */
2051 spr_register(env, SPR_440_DVLIM, "DVLIM",
2052 SPR_NOACCESS, SPR_NOACCESS,
2053 &spr_read_generic, &spr_write_generic,
2054 0x00000000);
2055 /* XXX : not implemented */
2056 spr_register(env, SPR_440_INV0, "INV0",
2057 SPR_NOACCESS, SPR_NOACCESS,
2058 &spr_read_generic, &spr_write_generic,
2059 0x00000000);
2060 /* XXX : not implemented */
2061 spr_register(env, SPR_440_INV1, "INV1",
2062 SPR_NOACCESS, SPR_NOACCESS,
2063 &spr_read_generic, &spr_write_generic,
2064 0x00000000);
2065 /* XXX : not implemented */
2066 spr_register(env, SPR_440_INV2, "INV2",
2067 SPR_NOACCESS, SPR_NOACCESS,
2068 &spr_read_generic, &spr_write_generic,
2069 0x00000000);
2070 /* XXX : not implemented */
2071 spr_register(env, SPR_440_INV3, "INV3",
2072 SPR_NOACCESS, SPR_NOACCESS,
2073 &spr_read_generic, &spr_write_generic,
2074 0x00000000);
2075 /* XXX : not implemented */
2076 spr_register(env, SPR_440_ITV0, "ITV0",
2077 SPR_NOACCESS, SPR_NOACCESS,
2078 &spr_read_generic, &spr_write_generic,
2079 0x00000000);
2080 /* XXX : not implemented */
2081 spr_register(env, SPR_440_ITV1, "ITV1",
2082 SPR_NOACCESS, SPR_NOACCESS,
2083 &spr_read_generic, &spr_write_generic,
2084 0x00000000);
2085 /* XXX : not implemented */
2086 spr_register(env, SPR_440_ITV2, "ITV2",
2087 SPR_NOACCESS, SPR_NOACCESS,
2088 &spr_read_generic, &spr_write_generic,
2089 0x00000000);
2090 /* XXX : not implemented */
2091 spr_register(env, SPR_440_ITV3, "ITV3",
2092 SPR_NOACCESS, SPR_NOACCESS,
2093 &spr_read_generic, &spr_write_generic,
2094 0x00000000);
2095 /* XXX : not implemented */
2096 spr_register(env, SPR_440_IVLIM, "IVLIM",
2097 SPR_NOACCESS, SPR_NOACCESS,
2098 &spr_read_generic, &spr_write_generic,
2099 0x00000000);
2100 /* Cache debug */
2101 /* XXX : not implemented */
2102 spr_register(env, SPR_BOOKE_DCDBTRH, "DCDBTRH",
2103 SPR_NOACCESS, SPR_NOACCESS,
2104 &spr_read_generic, SPR_NOACCESS,
2105 0x00000000);
2106 /* XXX : not implemented */
2107 spr_register(env, SPR_BOOKE_DCDBTRL, "DCDBTRL",
2108 SPR_NOACCESS, SPR_NOACCESS,
2109 &spr_read_generic, SPR_NOACCESS,
2110 0x00000000);
2111 /* XXX : not implemented */
2112 spr_register(env, SPR_BOOKE_ICDBDR, "ICDBDR",
2113 SPR_NOACCESS, SPR_NOACCESS,
2114 &spr_read_generic, SPR_NOACCESS,
2115 0x00000000);
2116 /* XXX : not implemented */
2117 spr_register(env, SPR_BOOKE_ICDBTRH, "ICDBTRH",
2118 SPR_NOACCESS, SPR_NOACCESS,
2119 &spr_read_generic, SPR_NOACCESS,
2120 0x00000000);
2121 /* XXX : not implemented */
2122 spr_register(env, SPR_BOOKE_ICDBTRL, "ICDBTRL",
2123 SPR_NOACCESS, SPR_NOACCESS,
2124 &spr_read_generic, SPR_NOACCESS,
2125 0x00000000);
2126 /* XXX : not implemented */
2127 spr_register(env, SPR_440_DBDR, "DBDR",
2128 SPR_NOACCESS, SPR_NOACCESS,
2129 &spr_read_generic, &spr_write_generic,
2130 0x00000000);
2131 /* Processor control */
2132 spr_register(env, SPR_4xx_CCR0, "CCR0",
2133 SPR_NOACCESS, SPR_NOACCESS,
2134 &spr_read_generic, &spr_write_generic,
2135 0x00000000);
2136 spr_register(env, SPR_440_RSTCFG, "RSTCFG",
2137 SPR_NOACCESS, SPR_NOACCESS,
2138 &spr_read_generic, SPR_NOACCESS,
2139 0x00000000);
2140 /* Storage control */
2141 spr_register(env, SPR_440_MMUCR, "MMUCR",
2142 SPR_NOACCESS, SPR_NOACCESS,
2143 &spr_read_generic, &spr_write_generic,
2144 0x00000000);
2145 }
2146
2147 /* SPR shared between PowerPC 40x implementations */
gen_spr_40x(CPUPPCState * env)2148 static void gen_spr_40x(CPUPPCState *env)
2149 {
2150 /* Cache */
2151 /* not emulated, as QEMU do not emulate caches */
2152 spr_register(env, SPR_40x_DCCR, "DCCR",
2153 SPR_NOACCESS, SPR_NOACCESS,
2154 &spr_read_generic, &spr_write_generic,
2155 0x00000000);
2156 /* not emulated, as QEMU do not emulate caches */
2157 spr_register(env, SPR_40x_ICCR, "ICCR",
2158 SPR_NOACCESS, SPR_NOACCESS,
2159 &spr_read_generic, &spr_write_generic,
2160 0x00000000);
2161 /* not emulated, as QEMU do not emulate caches */
2162 spr_register(env, SPR_BOOKE_ICDBDR, "ICDBDR",
2163 SPR_NOACCESS, SPR_NOACCESS,
2164 &spr_read_generic, SPR_NOACCESS,
2165 0x00000000);
2166 /* Exception */
2167 spr_register(env, SPR_40x_DEAR, "DEAR",
2168 SPR_NOACCESS, SPR_NOACCESS,
2169 &spr_read_generic, &spr_write_generic,
2170 0x00000000);
2171 spr_register(env, SPR_40x_ESR, "ESR",
2172 SPR_NOACCESS, SPR_NOACCESS,
2173 &spr_read_generic, &spr_write_generic,
2174 0x00000000);
2175 spr_register(env, SPR_40x_EVPR, "EVPR",
2176 SPR_NOACCESS, SPR_NOACCESS,
2177 &spr_read_generic, &spr_write_excp_prefix,
2178 0x00000000);
2179 spr_register(env, SPR_40x_SRR2, "SRR2",
2180 &spr_read_generic, &spr_write_generic,
2181 &spr_read_generic, &spr_write_generic,
2182 0x00000000);
2183 spr_register(env, SPR_40x_SRR3, "SRR3",
2184 &spr_read_generic, &spr_write_generic,
2185 &spr_read_generic, &spr_write_generic,
2186 0x00000000);
2187 /* Timers */
2188 spr_register(env, SPR_40x_PIT, "PIT",
2189 SPR_NOACCESS, SPR_NOACCESS,
2190 &spr_read_40x_pit, &spr_write_40x_pit,
2191 0x00000000);
2192 spr_register(env, SPR_40x_TCR, "TCR",
2193 SPR_NOACCESS, SPR_NOACCESS,
2194 &spr_read_generic, &spr_write_booke_tcr,
2195 0x00000000);
2196 spr_register(env, SPR_40x_TSR, "TSR",
2197 SPR_NOACCESS, SPR_NOACCESS,
2198 &spr_read_generic, &spr_write_booke_tsr,
2199 0x00000000);
2200 }
2201
2202 /* SPR specific to PowerPC 405 implementation */
gen_spr_405(CPUPPCState * env)2203 static void gen_spr_405(CPUPPCState *env)
2204 {
2205 /* MMU */
2206 spr_register(env, SPR_40x_PID, "PID",
2207 SPR_NOACCESS, SPR_NOACCESS,
2208 &spr_read_generic, &spr_write_generic,
2209 0x00000000);
2210 spr_register(env, SPR_4xx_CCR0, "CCR0",
2211 SPR_NOACCESS, SPR_NOACCESS,
2212 &spr_read_generic, &spr_write_generic,
2213 0x00700000);
2214 /* Debug interface */
2215 /* XXX : not implemented */
2216 spr_register(env, SPR_40x_DBCR0, "DBCR0",
2217 SPR_NOACCESS, SPR_NOACCESS,
2218 &spr_read_generic, &spr_write_40x_dbcr0,
2219 0x00000000);
2220 /* XXX : not implemented */
2221 spr_register(env, SPR_405_DBCR1, "DBCR1",
2222 SPR_NOACCESS, SPR_NOACCESS,
2223 &spr_read_generic, &spr_write_generic,
2224 0x00000000);
2225 /* XXX : not implemented */
2226 spr_register(env, SPR_40x_DBSR, "DBSR",
2227 SPR_NOACCESS, SPR_NOACCESS,
2228 &spr_read_generic, &spr_write_clear,
2229 /* Last reset was system reset */
2230 0x00000300);
2231 /* XXX : not implemented */
2232 spr_register(env, SPR_40x_DAC1, "DAC1",
2233 SPR_NOACCESS, SPR_NOACCESS,
2234 &spr_read_generic, &spr_write_generic,
2235 0x00000000);
2236 spr_register(env, SPR_40x_DAC2, "DAC2",
2237 SPR_NOACCESS, SPR_NOACCESS,
2238 &spr_read_generic, &spr_write_generic,
2239 0x00000000);
2240 /* XXX : not implemented */
2241 spr_register(env, SPR_405_DVC1, "DVC1",
2242 SPR_NOACCESS, SPR_NOACCESS,
2243 &spr_read_generic, &spr_write_generic,
2244 0x00000000);
2245 /* XXX : not implemented */
2246 spr_register(env, SPR_405_DVC2, "DVC2",
2247 SPR_NOACCESS, SPR_NOACCESS,
2248 &spr_read_generic, &spr_write_generic,
2249 0x00000000);
2250 /* XXX : not implemented */
2251 spr_register(env, SPR_40x_IAC1, "IAC1",
2252 SPR_NOACCESS, SPR_NOACCESS,
2253 &spr_read_generic, &spr_write_generic,
2254 0x00000000);
2255 spr_register(env, SPR_40x_IAC2, "IAC2",
2256 SPR_NOACCESS, SPR_NOACCESS,
2257 &spr_read_generic, &spr_write_generic,
2258 0x00000000);
2259 /* XXX : not implemented */
2260 spr_register(env, SPR_405_IAC3, "IAC3",
2261 SPR_NOACCESS, SPR_NOACCESS,
2262 &spr_read_generic, &spr_write_generic,
2263 0x00000000);
2264 /* XXX : not implemented */
2265 spr_register(env, SPR_405_IAC4, "IAC4",
2266 SPR_NOACCESS, SPR_NOACCESS,
2267 &spr_read_generic, &spr_write_generic,
2268 0x00000000);
2269 /* Storage control */
2270 /* XXX: TODO: not implemented */
2271 spr_register(env, SPR_405_SLER, "SLER",
2272 SPR_NOACCESS, SPR_NOACCESS,
2273 &spr_read_generic, &spr_write_40x_sler,
2274 0x00000000);
2275 spr_register(env, SPR_40x_ZPR, "ZPR",
2276 SPR_NOACCESS, SPR_NOACCESS,
2277 &spr_read_generic, &spr_write_generic,
2278 0x00000000);
2279 /* XXX : not implemented */
2280 spr_register(env, SPR_405_SU0R, "SU0R",
2281 SPR_NOACCESS, SPR_NOACCESS,
2282 &spr_read_generic, &spr_write_generic,
2283 0x00000000);
2284 /* SPRG */
2285 spr_register(env, SPR_USPRG0, "USPRG0",
2286 &spr_read_ureg, SPR_NOACCESS,
2287 &spr_read_ureg, SPR_NOACCESS,
2288 0x00000000);
2289 spr_register(env, SPR_SPRG4, "SPRG4",
2290 SPR_NOACCESS, SPR_NOACCESS,
2291 &spr_read_generic, &spr_write_generic,
2292 0x00000000);
2293 spr_register(env, SPR_SPRG5, "SPRG5",
2294 SPR_NOACCESS, SPR_NOACCESS,
2295 spr_read_generic, &spr_write_generic,
2296 0x00000000);
2297 spr_register(env, SPR_SPRG6, "SPRG6",
2298 SPR_NOACCESS, SPR_NOACCESS,
2299 spr_read_generic, &spr_write_generic,
2300 0x00000000);
2301 spr_register(env, SPR_SPRG7, "SPRG7",
2302 SPR_NOACCESS, SPR_NOACCESS,
2303 spr_read_generic, &spr_write_generic,
2304 0x00000000);
2305 gen_spr_usprgh(env);
2306 }
2307
2308 /* SPR shared between PowerPC 401 & 403 implementations */
gen_spr_401_403(CPUPPCState * env)2309 static void gen_spr_401_403(CPUPPCState *env)
2310 {
2311 /* Time base */
2312 spr_register(env, SPR_403_VTBL, "TBL",
2313 &spr_read_tbl, SPR_NOACCESS,
2314 &spr_read_tbl, SPR_NOACCESS,
2315 0x00000000);
2316 spr_register(env, SPR_403_TBL, "TBL",
2317 SPR_NOACCESS, SPR_NOACCESS,
2318 SPR_NOACCESS, &spr_write_tbl,
2319 0x00000000);
2320 spr_register(env, SPR_403_VTBU, "TBU",
2321 &spr_read_tbu, SPR_NOACCESS,
2322 &spr_read_tbu, SPR_NOACCESS,
2323 0x00000000);
2324 spr_register(env, SPR_403_TBU, "TBU",
2325 SPR_NOACCESS, SPR_NOACCESS,
2326 SPR_NOACCESS, &spr_write_tbu,
2327 0x00000000);
2328 /* Debug */
2329 /* not emulated, as QEMU do not emulate caches */
2330 spr_register(env, SPR_403_CDBCR, "CDBCR",
2331 SPR_NOACCESS, SPR_NOACCESS,
2332 &spr_read_generic, &spr_write_generic,
2333 0x00000000);
2334 }
2335
2336 /* SPR specific to PowerPC 401 implementation */
gen_spr_401(CPUPPCState * env)2337 static void gen_spr_401(CPUPPCState *env)
2338 {
2339 /* Debug interface */
2340 /* XXX : not implemented */
2341 spr_register(env, SPR_40x_DBCR0, "DBCR",
2342 SPR_NOACCESS, SPR_NOACCESS,
2343 &spr_read_generic, &spr_write_40x_dbcr0,
2344 0x00000000);
2345 /* XXX : not implemented */
2346 spr_register(env, SPR_40x_DBSR, "DBSR",
2347 SPR_NOACCESS, SPR_NOACCESS,
2348 &spr_read_generic, &spr_write_clear,
2349 /* Last reset was system reset */
2350 0x00000300);
2351 /* XXX : not implemented */
2352 spr_register(env, SPR_40x_DAC1, "DAC",
2353 SPR_NOACCESS, SPR_NOACCESS,
2354 &spr_read_generic, &spr_write_generic,
2355 0x00000000);
2356 /* XXX : not implemented */
2357 spr_register(env, SPR_40x_IAC1, "IAC",
2358 SPR_NOACCESS, SPR_NOACCESS,
2359 &spr_read_generic, &spr_write_generic,
2360 0x00000000);
2361 /* Storage control */
2362 /* XXX: TODO: not implemented */
2363 spr_register(env, SPR_405_SLER, "SLER",
2364 SPR_NOACCESS, SPR_NOACCESS,
2365 &spr_read_generic, &spr_write_40x_sler,
2366 0x00000000);
2367 /* not emulated, as QEMU never does speculative access */
2368 spr_register(env, SPR_40x_SGR, "SGR",
2369 SPR_NOACCESS, SPR_NOACCESS,
2370 &spr_read_generic, &spr_write_generic,
2371 0xFFFFFFFF);
2372 /* not emulated, as QEMU do not emulate caches */
2373 spr_register(env, SPR_40x_DCWR, "DCWR",
2374 SPR_NOACCESS, SPR_NOACCESS,
2375 &spr_read_generic, &spr_write_generic,
2376 0x00000000);
2377 }
2378
gen_spr_401x2(CPUPPCState * env)2379 static void gen_spr_401x2(CPUPPCState *env)
2380 {
2381 gen_spr_401(env);
2382 spr_register(env, SPR_40x_PID, "PID",
2383 SPR_NOACCESS, SPR_NOACCESS,
2384 &spr_read_generic, &spr_write_generic,
2385 0x00000000);
2386 spr_register(env, SPR_40x_ZPR, "ZPR",
2387 SPR_NOACCESS, SPR_NOACCESS,
2388 &spr_read_generic, &spr_write_generic,
2389 0x00000000);
2390 }
2391
2392 /* SPR specific to PowerPC 403 implementation */
gen_spr_403(CPUPPCState * env)2393 static void gen_spr_403(CPUPPCState *env)
2394 {
2395 /* Debug interface */
2396 /* XXX : not implemented */
2397 spr_register(env, SPR_40x_DBCR0, "DBCR0",
2398 SPR_NOACCESS, SPR_NOACCESS,
2399 &spr_read_generic, &spr_write_40x_dbcr0,
2400 0x00000000);
2401 /* XXX : not implemented */
2402 spr_register(env, SPR_40x_DBSR, "DBSR",
2403 SPR_NOACCESS, SPR_NOACCESS,
2404 &spr_read_generic, &spr_write_clear,
2405 /* Last reset was system reset */
2406 0x00000300);
2407 /* XXX : not implemented */
2408 spr_register(env, SPR_40x_DAC1, "DAC1",
2409 SPR_NOACCESS, SPR_NOACCESS,
2410 &spr_read_generic, &spr_write_generic,
2411 0x00000000);
2412 /* XXX : not implemented */
2413 spr_register(env, SPR_40x_DAC2, "DAC2",
2414 SPR_NOACCESS, SPR_NOACCESS,
2415 &spr_read_generic, &spr_write_generic,
2416 0x00000000);
2417 /* XXX : not implemented */
2418 spr_register(env, SPR_40x_IAC1, "IAC1",
2419 SPR_NOACCESS, SPR_NOACCESS,
2420 &spr_read_generic, &spr_write_generic,
2421 0x00000000);
2422 /* XXX : not implemented */
2423 spr_register(env, SPR_40x_IAC2, "IAC2",
2424 SPR_NOACCESS, SPR_NOACCESS,
2425 &spr_read_generic, &spr_write_generic,
2426 0x00000000);
2427 }
2428
gen_spr_403_real(CPUPPCState * env)2429 static void gen_spr_403_real(CPUPPCState *env)
2430 {
2431 spr_register(env, SPR_403_PBL1, "PBL1",
2432 SPR_NOACCESS, SPR_NOACCESS,
2433 &spr_read_403_pbr, &spr_write_403_pbr,
2434 0x00000000);
2435 spr_register(env, SPR_403_PBU1, "PBU1",
2436 SPR_NOACCESS, SPR_NOACCESS,
2437 &spr_read_403_pbr, &spr_write_403_pbr,
2438 0x00000000);
2439 spr_register(env, SPR_403_PBL2, "PBL2",
2440 SPR_NOACCESS, SPR_NOACCESS,
2441 &spr_read_403_pbr, &spr_write_403_pbr,
2442 0x00000000);
2443 spr_register(env, SPR_403_PBU2, "PBU2",
2444 SPR_NOACCESS, SPR_NOACCESS,
2445 &spr_read_403_pbr, &spr_write_403_pbr,
2446 0x00000000);
2447 }
2448
gen_spr_403_mmu(CPUPPCState * env)2449 static void gen_spr_403_mmu(CPUPPCState *env)
2450 {
2451 /* MMU */
2452 spr_register(env, SPR_40x_PID, "PID",
2453 SPR_NOACCESS, SPR_NOACCESS,
2454 &spr_read_generic, &spr_write_generic,
2455 0x00000000);
2456 spr_register(env, SPR_40x_ZPR, "ZPR",
2457 SPR_NOACCESS, SPR_NOACCESS,
2458 &spr_read_generic, &spr_write_generic,
2459 0x00000000);
2460 }
2461
2462 /* SPR specific to PowerPC compression coprocessor extension */
gen_spr_compress(CPUPPCState * env)2463 static void gen_spr_compress(CPUPPCState *env)
2464 {
2465 /* XXX : not implemented */
2466 spr_register(env, SPR_401_SKR, "SKR",
2467 SPR_NOACCESS, SPR_NOACCESS,
2468 &spr_read_generic, &spr_write_generic,
2469 0x00000000);
2470 }
2471
gen_spr_5xx_8xx(CPUPPCState * env)2472 static void gen_spr_5xx_8xx(CPUPPCState *env)
2473 {
2474 /* Exception processing */
2475 spr_register_kvm(env, SPR_DSISR, "DSISR",
2476 SPR_NOACCESS, SPR_NOACCESS,
2477 &spr_read_generic, &spr_write_generic,
2478 KVM_REG_PPC_DSISR, 0x00000000);
2479 spr_register_kvm(env, SPR_DAR, "DAR",
2480 SPR_NOACCESS, SPR_NOACCESS,
2481 &spr_read_generic, &spr_write_generic,
2482 KVM_REG_PPC_DAR, 0x00000000);
2483 /* Timer */
2484 spr_register(env, SPR_DECR, "DECR",
2485 SPR_NOACCESS, SPR_NOACCESS,
2486 &spr_read_decr, &spr_write_decr,
2487 0x00000000);
2488 /* XXX : not implemented */
2489 spr_register(env, SPR_MPC_EIE, "EIE",
2490 SPR_NOACCESS, SPR_NOACCESS,
2491 &spr_read_generic, &spr_write_generic,
2492 0x00000000);
2493 /* XXX : not implemented */
2494 spr_register(env, SPR_MPC_EID, "EID",
2495 SPR_NOACCESS, SPR_NOACCESS,
2496 &spr_read_generic, &spr_write_generic,
2497 0x00000000);
2498 /* XXX : not implemented */
2499 spr_register(env, SPR_MPC_NRI, "NRI",
2500 SPR_NOACCESS, SPR_NOACCESS,
2501 &spr_read_generic, &spr_write_generic,
2502 0x00000000);
2503 /* XXX : not implemented */
2504 spr_register(env, SPR_MPC_CMPA, "CMPA",
2505 SPR_NOACCESS, SPR_NOACCESS,
2506 &spr_read_generic, &spr_write_generic,
2507 0x00000000);
2508 /* XXX : not implemented */
2509 spr_register(env, SPR_MPC_CMPB, "CMPB",
2510 SPR_NOACCESS, SPR_NOACCESS,
2511 &spr_read_generic, &spr_write_generic,
2512 0x00000000);
2513 /* XXX : not implemented */
2514 spr_register(env, SPR_MPC_CMPC, "CMPC",
2515 SPR_NOACCESS, SPR_NOACCESS,
2516 &spr_read_generic, &spr_write_generic,
2517 0x00000000);
2518 /* XXX : not implemented */
2519 spr_register(env, SPR_MPC_CMPD, "CMPD",
2520 SPR_NOACCESS, SPR_NOACCESS,
2521 &spr_read_generic, &spr_write_generic,
2522 0x00000000);
2523 /* XXX : not implemented */
2524 spr_register(env, SPR_MPC_ECR, "ECR",
2525 SPR_NOACCESS, SPR_NOACCESS,
2526 &spr_read_generic, &spr_write_generic,
2527 0x00000000);
2528 /* XXX : not implemented */
2529 spr_register(env, SPR_MPC_DER, "DER",
2530 SPR_NOACCESS, SPR_NOACCESS,
2531 &spr_read_generic, &spr_write_generic,
2532 0x00000000);
2533 /* XXX : not implemented */
2534 spr_register(env, SPR_MPC_COUNTA, "COUNTA",
2535 SPR_NOACCESS, SPR_NOACCESS,
2536 &spr_read_generic, &spr_write_generic,
2537 0x00000000);
2538 /* XXX : not implemented */
2539 spr_register(env, SPR_MPC_COUNTB, "COUNTB",
2540 SPR_NOACCESS, SPR_NOACCESS,
2541 &spr_read_generic, &spr_write_generic,
2542 0x00000000);
2543 /* XXX : not implemented */
2544 spr_register(env, SPR_MPC_CMPE, "CMPE",
2545 SPR_NOACCESS, SPR_NOACCESS,
2546 &spr_read_generic, &spr_write_generic,
2547 0x00000000);
2548 /* XXX : not implemented */
2549 spr_register(env, SPR_MPC_CMPF, "CMPF",
2550 SPR_NOACCESS, SPR_NOACCESS,
2551 &spr_read_generic, &spr_write_generic,
2552 0x00000000);
2553 /* XXX : not implemented */
2554 spr_register(env, SPR_MPC_CMPG, "CMPG",
2555 SPR_NOACCESS, SPR_NOACCESS,
2556 &spr_read_generic, &spr_write_generic,
2557 0x00000000);
2558 /* XXX : not implemented */
2559 spr_register(env, SPR_MPC_CMPH, "CMPH",
2560 SPR_NOACCESS, SPR_NOACCESS,
2561 &spr_read_generic, &spr_write_generic,
2562 0x00000000);
2563 /* XXX : not implemented */
2564 spr_register(env, SPR_MPC_LCTRL1, "LCTRL1",
2565 SPR_NOACCESS, SPR_NOACCESS,
2566 &spr_read_generic, &spr_write_generic,
2567 0x00000000);
2568 /* XXX : not implemented */
2569 spr_register(env, SPR_MPC_LCTRL2, "LCTRL2",
2570 SPR_NOACCESS, SPR_NOACCESS,
2571 &spr_read_generic, &spr_write_generic,
2572 0x00000000);
2573 /* XXX : not implemented */
2574 spr_register(env, SPR_MPC_BAR, "BAR",
2575 SPR_NOACCESS, SPR_NOACCESS,
2576 &spr_read_generic, &spr_write_generic,
2577 0x00000000);
2578 /* XXX : not implemented */
2579 spr_register(env, SPR_MPC_DPDR, "DPDR",
2580 SPR_NOACCESS, SPR_NOACCESS,
2581 &spr_read_generic, &spr_write_generic,
2582 0x00000000);
2583 /* XXX : not implemented */
2584 spr_register(env, SPR_MPC_IMMR, "IMMR",
2585 SPR_NOACCESS, SPR_NOACCESS,
2586 &spr_read_generic, &spr_write_generic,
2587 0x00000000);
2588 }
2589
gen_spr_5xx(CPUPPCState * env)2590 static void gen_spr_5xx(CPUPPCState *env)
2591 {
2592 /* XXX : not implemented */
2593 spr_register(env, SPR_RCPU_MI_GRA, "MI_GRA",
2594 SPR_NOACCESS, SPR_NOACCESS,
2595 &spr_read_generic, &spr_write_generic,
2596 0x00000000);
2597 /* XXX : not implemented */
2598 spr_register(env, SPR_RCPU_L2U_GRA, "L2U_GRA",
2599 SPR_NOACCESS, SPR_NOACCESS,
2600 &spr_read_generic, &spr_write_generic,
2601 0x00000000);
2602 /* XXX : not implemented */
2603 spr_register(env, SPR_RPCU_BBCMCR, "L2U_BBCMCR",
2604 SPR_NOACCESS, SPR_NOACCESS,
2605 &spr_read_generic, &spr_write_generic,
2606 0x00000000);
2607 /* XXX : not implemented */
2608 spr_register(env, SPR_RCPU_L2U_MCR, "L2U_MCR",
2609 SPR_NOACCESS, SPR_NOACCESS,
2610 &spr_read_generic, &spr_write_generic,
2611 0x00000000);
2612 /* XXX : not implemented */
2613 spr_register(env, SPR_RCPU_MI_RBA0, "MI_RBA0",
2614 SPR_NOACCESS, SPR_NOACCESS,
2615 &spr_read_generic, &spr_write_generic,
2616 0x00000000);
2617 /* XXX : not implemented */
2618 spr_register(env, SPR_RCPU_MI_RBA1, "MI_RBA1",
2619 SPR_NOACCESS, SPR_NOACCESS,
2620 &spr_read_generic, &spr_write_generic,
2621 0x00000000);
2622 /* XXX : not implemented */
2623 spr_register(env, SPR_RCPU_MI_RBA2, "MI_RBA2",
2624 SPR_NOACCESS, SPR_NOACCESS,
2625 &spr_read_generic, &spr_write_generic,
2626 0x00000000);
2627 /* XXX : not implemented */
2628 spr_register(env, SPR_RCPU_MI_RBA3, "MI_RBA3",
2629 SPR_NOACCESS, SPR_NOACCESS,
2630 &spr_read_generic, &spr_write_generic,
2631 0x00000000);
2632 /* XXX : not implemented */
2633 spr_register(env, SPR_RCPU_L2U_RBA0, "L2U_RBA0",
2634 SPR_NOACCESS, SPR_NOACCESS,
2635 &spr_read_generic, &spr_write_generic,
2636 0x00000000);
2637 /* XXX : not implemented */
2638 spr_register(env, SPR_RCPU_L2U_RBA1, "L2U_RBA1",
2639 SPR_NOACCESS, SPR_NOACCESS,
2640 &spr_read_generic, &spr_write_generic,
2641 0x00000000);
2642 /* XXX : not implemented */
2643 spr_register(env, SPR_RCPU_L2U_RBA2, "L2U_RBA2",
2644 SPR_NOACCESS, SPR_NOACCESS,
2645 &spr_read_generic, &spr_write_generic,
2646 0x00000000);
2647 /* XXX : not implemented */
2648 spr_register(env, SPR_RCPU_L2U_RBA3, "L2U_RBA3",
2649 SPR_NOACCESS, SPR_NOACCESS,
2650 &spr_read_generic, &spr_write_generic,
2651 0x00000000);
2652 /* XXX : not implemented */
2653 spr_register(env, SPR_RCPU_MI_RA0, "MI_RA0",
2654 SPR_NOACCESS, SPR_NOACCESS,
2655 &spr_read_generic, &spr_write_generic,
2656 0x00000000);
2657 /* XXX : not implemented */
2658 spr_register(env, SPR_RCPU_MI_RA1, "MI_RA1",
2659 SPR_NOACCESS, SPR_NOACCESS,
2660 &spr_read_generic, &spr_write_generic,
2661 0x00000000);
2662 /* XXX : not implemented */
2663 spr_register(env, SPR_RCPU_MI_RA2, "MI_RA2",
2664 SPR_NOACCESS, SPR_NOACCESS,
2665 &spr_read_generic, &spr_write_generic,
2666 0x00000000);
2667 /* XXX : not implemented */
2668 spr_register(env, SPR_RCPU_MI_RA3, "MI_RA3",
2669 SPR_NOACCESS, SPR_NOACCESS,
2670 &spr_read_generic, &spr_write_generic,
2671 0x00000000);
2672 /* XXX : not implemented */
2673 spr_register(env, SPR_RCPU_L2U_RA0, "L2U_RA0",
2674 SPR_NOACCESS, SPR_NOACCESS,
2675 &spr_read_generic, &spr_write_generic,
2676 0x00000000);
2677 /* XXX : not implemented */
2678 spr_register(env, SPR_RCPU_L2U_RA1, "L2U_RA1",
2679 SPR_NOACCESS, SPR_NOACCESS,
2680 &spr_read_generic, &spr_write_generic,
2681 0x00000000);
2682 /* XXX : not implemented */
2683 spr_register(env, SPR_RCPU_L2U_RA2, "L2U_RA2",
2684 SPR_NOACCESS, SPR_NOACCESS,
2685 &spr_read_generic, &spr_write_generic,
2686 0x00000000);
2687 /* XXX : not implemented */
2688 spr_register(env, SPR_RCPU_L2U_RA3, "L2U_RA3",
2689 SPR_NOACCESS, SPR_NOACCESS,
2690 &spr_read_generic, &spr_write_generic,
2691 0x00000000);
2692 /* XXX : not implemented */
2693 spr_register(env, SPR_RCPU_FPECR, "FPECR",
2694 SPR_NOACCESS, SPR_NOACCESS,
2695 &spr_read_generic, &spr_write_generic,
2696 0x00000000);
2697 }
2698
gen_spr_8xx(CPUPPCState * env)2699 static void gen_spr_8xx(CPUPPCState *env)
2700 {
2701 /* XXX : not implemented */
2702 spr_register(env, SPR_MPC_IC_CST, "IC_CST",
2703 SPR_NOACCESS, SPR_NOACCESS,
2704 &spr_read_generic, &spr_write_generic,
2705 0x00000000);
2706 /* XXX : not implemented */
2707 spr_register(env, SPR_MPC_IC_ADR, "IC_ADR",
2708 SPR_NOACCESS, SPR_NOACCESS,
2709 &spr_read_generic, &spr_write_generic,
2710 0x00000000);
2711 /* XXX : not implemented */
2712 spr_register(env, SPR_MPC_IC_DAT, "IC_DAT",
2713 SPR_NOACCESS, SPR_NOACCESS,
2714 &spr_read_generic, &spr_write_generic,
2715 0x00000000);
2716 /* XXX : not implemented */
2717 spr_register(env, SPR_MPC_DC_CST, "DC_CST",
2718 SPR_NOACCESS, SPR_NOACCESS,
2719 &spr_read_generic, &spr_write_generic,
2720 0x00000000);
2721 /* XXX : not implemented */
2722 spr_register(env, SPR_MPC_DC_ADR, "DC_ADR",
2723 SPR_NOACCESS, SPR_NOACCESS,
2724 &spr_read_generic, &spr_write_generic,
2725 0x00000000);
2726 /* XXX : not implemented */
2727 spr_register(env, SPR_MPC_DC_DAT, "DC_DAT",
2728 SPR_NOACCESS, SPR_NOACCESS,
2729 &spr_read_generic, &spr_write_generic,
2730 0x00000000);
2731 /* XXX : not implemented */
2732 spr_register(env, SPR_MPC_MI_CTR, "MI_CTR",
2733 SPR_NOACCESS, SPR_NOACCESS,
2734 &spr_read_generic, &spr_write_generic,
2735 0x00000000);
2736 /* XXX : not implemented */
2737 spr_register(env, SPR_MPC_MI_AP, "MI_AP",
2738 SPR_NOACCESS, SPR_NOACCESS,
2739 &spr_read_generic, &spr_write_generic,
2740 0x00000000);
2741 /* XXX : not implemented */
2742 spr_register(env, SPR_MPC_MI_EPN, "MI_EPN",
2743 SPR_NOACCESS, SPR_NOACCESS,
2744 &spr_read_generic, &spr_write_generic,
2745 0x00000000);
2746 /* XXX : not implemented */
2747 spr_register(env, SPR_MPC_MI_TWC, "MI_TWC",
2748 SPR_NOACCESS, SPR_NOACCESS,
2749 &spr_read_generic, &spr_write_generic,
2750 0x00000000);
2751 /* XXX : not implemented */
2752 spr_register(env, SPR_MPC_MI_RPN, "MI_RPN",
2753 SPR_NOACCESS, SPR_NOACCESS,
2754 &spr_read_generic, &spr_write_generic,
2755 0x00000000);
2756 /* XXX : not implemented */
2757 spr_register(env, SPR_MPC_MI_DBCAM, "MI_DBCAM",
2758 SPR_NOACCESS, SPR_NOACCESS,
2759 &spr_read_generic, &spr_write_generic,
2760 0x00000000);
2761 /* XXX : not implemented */
2762 spr_register(env, SPR_MPC_MI_DBRAM0, "MI_DBRAM0",
2763 SPR_NOACCESS, SPR_NOACCESS,
2764 &spr_read_generic, &spr_write_generic,
2765 0x00000000);
2766 /* XXX : not implemented */
2767 spr_register(env, SPR_MPC_MI_DBRAM1, "MI_DBRAM1",
2768 SPR_NOACCESS, SPR_NOACCESS,
2769 &spr_read_generic, &spr_write_generic,
2770 0x00000000);
2771 /* XXX : not implemented */
2772 spr_register(env, SPR_MPC_MD_CTR, "MD_CTR",
2773 SPR_NOACCESS, SPR_NOACCESS,
2774 &spr_read_generic, &spr_write_generic,
2775 0x00000000);
2776 /* XXX : not implemented */
2777 spr_register(env, SPR_MPC_MD_CASID, "MD_CASID",
2778 SPR_NOACCESS, SPR_NOACCESS,
2779 &spr_read_generic, &spr_write_generic,
2780 0x00000000);
2781 /* XXX : not implemented */
2782 spr_register(env, SPR_MPC_MD_AP, "MD_AP",
2783 SPR_NOACCESS, SPR_NOACCESS,
2784 &spr_read_generic, &spr_write_generic,
2785 0x00000000);
2786 /* XXX : not implemented */
2787 spr_register(env, SPR_MPC_MD_EPN, "MD_EPN",
2788 SPR_NOACCESS, SPR_NOACCESS,
2789 &spr_read_generic, &spr_write_generic,
2790 0x00000000);
2791 /* XXX : not implemented */
2792 spr_register(env, SPR_MPC_MD_TWB, "MD_TWB",
2793 SPR_NOACCESS, SPR_NOACCESS,
2794 &spr_read_generic, &spr_write_generic,
2795 0x00000000);
2796 /* XXX : not implemented */
2797 spr_register(env, SPR_MPC_MD_TWC, "MD_TWC",
2798 SPR_NOACCESS, SPR_NOACCESS,
2799 &spr_read_generic, &spr_write_generic,
2800 0x00000000);
2801 /* XXX : not implemented */
2802 spr_register(env, SPR_MPC_MD_RPN, "MD_RPN",
2803 SPR_NOACCESS, SPR_NOACCESS,
2804 &spr_read_generic, &spr_write_generic,
2805 0x00000000);
2806 /* XXX : not implemented */
2807 spr_register(env, SPR_MPC_MD_TW, "MD_TW",
2808 SPR_NOACCESS, SPR_NOACCESS,
2809 &spr_read_generic, &spr_write_generic,
2810 0x00000000);
2811 /* XXX : not implemented */
2812 spr_register(env, SPR_MPC_MD_DBCAM, "MD_DBCAM",
2813 SPR_NOACCESS, SPR_NOACCESS,
2814 &spr_read_generic, &spr_write_generic,
2815 0x00000000);
2816 /* XXX : not implemented */
2817 spr_register(env, SPR_MPC_MD_DBRAM0, "MD_DBRAM0",
2818 SPR_NOACCESS, SPR_NOACCESS,
2819 &spr_read_generic, &spr_write_generic,
2820 0x00000000);
2821 /* XXX : not implemented */
2822 spr_register(env, SPR_MPC_MD_DBRAM1, "MD_DBRAM1",
2823 SPR_NOACCESS, SPR_NOACCESS,
2824 &spr_read_generic, &spr_write_generic,
2825 0x00000000);
2826 }
2827
2828 /*
2829 * AMR => SPR 29 (Power 2.04)
2830 * CTRL => SPR 136 (Power 2.04)
2831 * CTRL => SPR 152 (Power 2.04)
2832 * SCOMC => SPR 276 (64 bits ?)
2833 * SCOMD => SPR 277 (64 bits ?)
2834 * TBU40 => SPR 286 (Power 2.04 hypv)
2835 * HSPRG0 => SPR 304 (Power 2.04 hypv)
2836 * HSPRG1 => SPR 305 (Power 2.04 hypv)
2837 * HDSISR => SPR 306 (Power 2.04 hypv)
2838 * HDAR => SPR 307 (Power 2.04 hypv)
2839 * PURR => SPR 309 (Power 2.04 hypv)
2840 * HDEC => SPR 310 (Power 2.04 hypv)
2841 * HIOR => SPR 311 (hypv)
2842 * RMOR => SPR 312 (970)
2843 * HRMOR => SPR 313 (Power 2.04 hypv)
2844 * HSRR0 => SPR 314 (Power 2.04 hypv)
2845 * HSRR1 => SPR 315 (Power 2.04 hypv)
2846 * LPIDR => SPR 317 (970)
2847 * EPR => SPR 702 (Power 2.04 emb)
2848 * perf => 768-783 (Power 2.04)
2849 * perf => 784-799 (Power 2.04)
2850 * PPR => SPR 896 (Power 2.04)
2851 * DABRX => 1015 (Power 2.04 hypv)
2852 * FPECR => SPR 1022 (?)
2853 * ... and more (thermal management, performance counters, ...)
2854 */
2855
2856 /*****************************************************************************/
2857 /* Exception vectors models */
init_excp_4xx_real(CPUPPCState * env)2858 static void init_excp_4xx_real(CPUPPCState *env)
2859 {
2860 #if !defined(CONFIG_USER_ONLY)
2861 env->excp_vectors[POWERPC_EXCP_CRITICAL] = 0x00000100;
2862 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
2863 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
2864 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
2865 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
2866 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
2867 env->excp_vectors[POWERPC_EXCP_PIT] = 0x00001000;
2868 env->excp_vectors[POWERPC_EXCP_FIT] = 0x00001010;
2869 env->excp_vectors[POWERPC_EXCP_WDT] = 0x00001020;
2870 env->excp_vectors[POWERPC_EXCP_DEBUG] = 0x00002000;
2871 env->ivor_mask = 0x0000FFF0UL;
2872 env->ivpr_mask = 0xFFFF0000UL;
2873 /* Hardware reset vector */
2874 env->hreset_vector = 0xFFFFFFFCUL;
2875 #endif
2876 }
2877
init_excp_4xx_softmmu(CPUPPCState * env)2878 static void init_excp_4xx_softmmu(CPUPPCState *env)
2879 {
2880 #if !defined(CONFIG_USER_ONLY)
2881 env->excp_vectors[POWERPC_EXCP_CRITICAL] = 0x00000100;
2882 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
2883 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
2884 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
2885 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
2886 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
2887 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
2888 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
2889 env->excp_vectors[POWERPC_EXCP_PIT] = 0x00001000;
2890 env->excp_vectors[POWERPC_EXCP_FIT] = 0x00001010;
2891 env->excp_vectors[POWERPC_EXCP_WDT] = 0x00001020;
2892 env->excp_vectors[POWERPC_EXCP_DTLB] = 0x00001100;
2893 env->excp_vectors[POWERPC_EXCP_ITLB] = 0x00001200;
2894 env->excp_vectors[POWERPC_EXCP_DEBUG] = 0x00002000;
2895 env->ivor_mask = 0x0000FFF0UL;
2896 env->ivpr_mask = 0xFFFF0000UL;
2897 /* Hardware reset vector */
2898 env->hreset_vector = 0xFFFFFFFCUL;
2899 #endif
2900 }
2901
init_excp_MPC5xx(CPUPPCState * env)2902 static void init_excp_MPC5xx(CPUPPCState *env)
2903 {
2904 #if !defined(CONFIG_USER_ONLY)
2905 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
2906 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
2907 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
2908 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
2909 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
2910 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000900;
2911 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
2912 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
2913 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
2914 env->excp_vectors[POWERPC_EXCP_FPA] = 0x00000E00;
2915 env->excp_vectors[POWERPC_EXCP_EMUL] = 0x00001000;
2916 env->excp_vectors[POWERPC_EXCP_DABR] = 0x00001C00;
2917 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001C00;
2918 env->excp_vectors[POWERPC_EXCP_MEXTBR] = 0x00001E00;
2919 env->excp_vectors[POWERPC_EXCP_NMEXTBR] = 0x00001F00;
2920 env->ivor_mask = 0x0000FFF0UL;
2921 env->ivpr_mask = 0xFFFF0000UL;
2922 /* Hardware reset vector */
2923 env->hreset_vector = 0x00000100UL;
2924 #endif
2925 }
2926
init_excp_MPC8xx(CPUPPCState * env)2927 static void init_excp_MPC8xx(CPUPPCState *env)
2928 {
2929 #if !defined(CONFIG_USER_ONLY)
2930 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
2931 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
2932 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
2933 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
2934 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
2935 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
2936 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
2937 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000900;
2938 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
2939 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
2940 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
2941 env->excp_vectors[POWERPC_EXCP_FPA] = 0x00000E00;
2942 env->excp_vectors[POWERPC_EXCP_EMUL] = 0x00001000;
2943 env->excp_vectors[POWERPC_EXCP_ITLB] = 0x00001100;
2944 env->excp_vectors[POWERPC_EXCP_DTLB] = 0x00001200;
2945 env->excp_vectors[POWERPC_EXCP_ITLBE] = 0x00001300;
2946 env->excp_vectors[POWERPC_EXCP_DTLBE] = 0x00001400;
2947 env->excp_vectors[POWERPC_EXCP_DABR] = 0x00001C00;
2948 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001C00;
2949 env->excp_vectors[POWERPC_EXCP_MEXTBR] = 0x00001E00;
2950 env->excp_vectors[POWERPC_EXCP_NMEXTBR] = 0x00001F00;
2951 env->ivor_mask = 0x0000FFF0UL;
2952 env->ivpr_mask = 0xFFFF0000UL;
2953 /* Hardware reset vector */
2954 env->hreset_vector = 0x00000100UL;
2955 #endif
2956 }
2957
init_excp_G2(CPUPPCState * env)2958 static void init_excp_G2(CPUPPCState *env)
2959 {
2960 #if !defined(CONFIG_USER_ONLY)
2961 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
2962 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
2963 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
2964 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
2965 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
2966 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
2967 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
2968 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
2969 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
2970 env->excp_vectors[POWERPC_EXCP_CRITICAL] = 0x00000A00;
2971 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
2972 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
2973 env->excp_vectors[POWERPC_EXCP_IFTLB] = 0x00001000;
2974 env->excp_vectors[POWERPC_EXCP_DLTLB] = 0x00001100;
2975 env->excp_vectors[POWERPC_EXCP_DSTLB] = 0x00001200;
2976 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
2977 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
2978 /* Hardware reset vector */
2979 env->hreset_vector = 0x00000100UL;
2980 #endif
2981 }
2982
init_excp_e200(CPUPPCState * env,target_ulong ivpr_mask)2983 static void init_excp_e200(CPUPPCState *env, target_ulong ivpr_mask)
2984 {
2985 #if !defined(CONFIG_USER_ONLY)
2986 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000FFC;
2987 env->excp_vectors[POWERPC_EXCP_CRITICAL] = 0x00000000;
2988 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000000;
2989 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000000;
2990 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000000;
2991 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000000;
2992 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000000;
2993 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000000;
2994 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000000;
2995 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000000;
2996 env->excp_vectors[POWERPC_EXCP_APU] = 0x00000000;
2997 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000000;
2998 env->excp_vectors[POWERPC_EXCP_FIT] = 0x00000000;
2999 env->excp_vectors[POWERPC_EXCP_WDT] = 0x00000000;
3000 env->excp_vectors[POWERPC_EXCP_DTLB] = 0x00000000;
3001 env->excp_vectors[POWERPC_EXCP_ITLB] = 0x00000000;
3002 env->excp_vectors[POWERPC_EXCP_DEBUG] = 0x00000000;
3003 env->excp_vectors[POWERPC_EXCP_SPEU] = 0x00000000;
3004 env->excp_vectors[POWERPC_EXCP_EFPDI] = 0x00000000;
3005 env->excp_vectors[POWERPC_EXCP_EFPRI] = 0x00000000;
3006 env->ivor_mask = 0x0000FFF7UL;
3007 env->ivpr_mask = ivpr_mask;
3008 /* Hardware reset vector */
3009 env->hreset_vector = 0xFFFFFFFCUL;
3010 #endif
3011 }
3012
init_excp_BookE(CPUPPCState * env)3013 static void init_excp_BookE(CPUPPCState *env)
3014 {
3015 #if !defined(CONFIG_USER_ONLY)
3016 env->excp_vectors[POWERPC_EXCP_CRITICAL] = 0x00000000;
3017 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000000;
3018 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000000;
3019 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000000;
3020 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000000;
3021 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000000;
3022 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000000;
3023 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000000;
3024 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000000;
3025 env->excp_vectors[POWERPC_EXCP_APU] = 0x00000000;
3026 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000000;
3027 env->excp_vectors[POWERPC_EXCP_FIT] = 0x00000000;
3028 env->excp_vectors[POWERPC_EXCP_WDT] = 0x00000000;
3029 env->excp_vectors[POWERPC_EXCP_DTLB] = 0x00000000;
3030 env->excp_vectors[POWERPC_EXCP_ITLB] = 0x00000000;
3031 env->excp_vectors[POWERPC_EXCP_DEBUG] = 0x00000000;
3032 env->ivor_mask = 0x0000FFF0UL;
3033 env->ivpr_mask = 0xFFFF0000UL;
3034 /* Hardware reset vector */
3035 env->hreset_vector = 0xFFFFFFFCUL;
3036 #endif
3037 }
3038
init_excp_601(CPUPPCState * env)3039 static void init_excp_601(CPUPPCState *env)
3040 {
3041 #if !defined(CONFIG_USER_ONLY)
3042 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3043 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3044 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3045 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3046 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3047 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3048 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3049 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3050 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3051 env->excp_vectors[POWERPC_EXCP_IO] = 0x00000A00;
3052 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3053 env->excp_vectors[POWERPC_EXCP_RUNM] = 0x00002000;
3054 /* Hardware reset vector */
3055 env->hreset_vector = 0x00000100UL;
3056 #endif
3057 }
3058
init_excp_602(CPUPPCState * env)3059 static void init_excp_602(CPUPPCState *env)
3060 {
3061 #if !defined(CONFIG_USER_ONLY)
3062 /* XXX: exception prefix has a special behavior on 602 */
3063 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3064 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3065 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3066 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3067 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3068 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3069 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3070 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3071 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3072 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3073 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3074 env->excp_vectors[POWERPC_EXCP_IFTLB] = 0x00001000;
3075 env->excp_vectors[POWERPC_EXCP_DLTLB] = 0x00001100;
3076 env->excp_vectors[POWERPC_EXCP_DSTLB] = 0x00001200;
3077 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3078 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3079 env->excp_vectors[POWERPC_EXCP_WDT] = 0x00001500;
3080 env->excp_vectors[POWERPC_EXCP_EMUL] = 0x00001600;
3081 /* Hardware reset vector */
3082 env->hreset_vector = 0x00000100UL;
3083 #endif
3084 }
3085
init_excp_603(CPUPPCState * env)3086 static void init_excp_603(CPUPPCState *env)
3087 {
3088 #if !defined(CONFIG_USER_ONLY)
3089 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3090 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3091 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3092 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3093 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3094 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3095 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3096 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3097 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3098 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3099 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3100 env->excp_vectors[POWERPC_EXCP_IFTLB] = 0x00001000;
3101 env->excp_vectors[POWERPC_EXCP_DLTLB] = 0x00001100;
3102 env->excp_vectors[POWERPC_EXCP_DSTLB] = 0x00001200;
3103 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3104 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3105 /* Hardware reset vector */
3106 env->hreset_vector = 0x00000100UL;
3107 #endif
3108 }
3109
init_excp_604(CPUPPCState * env)3110 static void init_excp_604(CPUPPCState *env)
3111 {
3112 #if !defined(CONFIG_USER_ONLY)
3113 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3114 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3115 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3116 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3117 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3118 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3119 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3120 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3121 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3122 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3123 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3124 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3125 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3126 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3127 /* Hardware reset vector */
3128 env->hreset_vector = 0x00000100UL;
3129 #endif
3130 }
3131
init_excp_7x0(CPUPPCState * env)3132 static void init_excp_7x0(CPUPPCState *env)
3133 {
3134 #if !defined(CONFIG_USER_ONLY)
3135 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3136 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3137 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3138 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3139 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3140 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3141 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3142 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3143 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3144 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3145 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3146 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3147 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3148 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3149 env->excp_vectors[POWERPC_EXCP_THERM] = 0x00001700;
3150 /* Hardware reset vector */
3151 env->hreset_vector = 0x00000100UL;
3152 #endif
3153 }
3154
init_excp_750cl(CPUPPCState * env)3155 static void init_excp_750cl(CPUPPCState *env)
3156 {
3157 #if !defined(CONFIG_USER_ONLY)
3158 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3159 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3160 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3161 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3162 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3163 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3164 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3165 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3166 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3167 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3168 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3169 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3170 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3171 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3172 /* Hardware reset vector */
3173 env->hreset_vector = 0x00000100UL;
3174 #endif
3175 }
3176
init_excp_750cx(CPUPPCState * env)3177 static void init_excp_750cx(CPUPPCState *env)
3178 {
3179 #if !defined(CONFIG_USER_ONLY)
3180 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3181 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3182 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3183 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3184 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3185 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3186 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3187 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3188 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3189 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3190 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3191 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3192 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3193 env->excp_vectors[POWERPC_EXCP_THERM] = 0x00001700;
3194 /* Hardware reset vector */
3195 env->hreset_vector = 0x00000100UL;
3196 #endif
3197 }
3198
3199 /* XXX: Check if this is correct */
init_excp_7x5(CPUPPCState * env)3200 static void init_excp_7x5(CPUPPCState *env)
3201 {
3202 #if !defined(CONFIG_USER_ONLY)
3203 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3204 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3205 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3206 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3207 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3208 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3209 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3210 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3211 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3212 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3213 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3214 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3215 env->excp_vectors[POWERPC_EXCP_IFTLB] = 0x00001000;
3216 env->excp_vectors[POWERPC_EXCP_DLTLB] = 0x00001100;
3217 env->excp_vectors[POWERPC_EXCP_DSTLB] = 0x00001200;
3218 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3219 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3220 env->excp_vectors[POWERPC_EXCP_THERM] = 0x00001700;
3221 /* Hardware reset vector */
3222 env->hreset_vector = 0x00000100UL;
3223 #endif
3224 }
3225
init_excp_7400(CPUPPCState * env)3226 static void init_excp_7400(CPUPPCState *env)
3227 {
3228 #if !defined(CONFIG_USER_ONLY)
3229 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3230 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3231 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3232 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3233 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3234 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3235 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3236 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3237 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3238 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3239 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3240 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3241 env->excp_vectors[POWERPC_EXCP_VPU] = 0x00000F20;
3242 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3243 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3244 env->excp_vectors[POWERPC_EXCP_VPUA] = 0x00001600;
3245 env->excp_vectors[POWERPC_EXCP_THERM] = 0x00001700;
3246 /* Hardware reset vector */
3247 env->hreset_vector = 0x00000100UL;
3248 #endif
3249 }
3250
init_excp_7450(CPUPPCState * env)3251 static void init_excp_7450(CPUPPCState *env)
3252 {
3253 #if !defined(CONFIG_USER_ONLY)
3254 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3255 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3256 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3257 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3258 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3259 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3260 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3261 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3262 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3263 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3264 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3265 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3266 env->excp_vectors[POWERPC_EXCP_VPU] = 0x00000F20;
3267 env->excp_vectors[POWERPC_EXCP_IFTLB] = 0x00001000;
3268 env->excp_vectors[POWERPC_EXCP_DLTLB] = 0x00001100;
3269 env->excp_vectors[POWERPC_EXCP_DSTLB] = 0x00001200;
3270 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3271 env->excp_vectors[POWERPC_EXCP_SMI] = 0x00001400;
3272 env->excp_vectors[POWERPC_EXCP_VPUA] = 0x00001600;
3273 /* Hardware reset vector */
3274 env->hreset_vector = 0x00000100UL;
3275 #endif
3276 }
3277
3278 #if defined(TARGET_PPC64)
init_excp_970(CPUPPCState * env)3279 static void init_excp_970(CPUPPCState *env)
3280 {
3281 #if !defined(CONFIG_USER_ONLY)
3282 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3283 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3284 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3285 env->excp_vectors[POWERPC_EXCP_DSEG] = 0x00000380;
3286 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3287 env->excp_vectors[POWERPC_EXCP_ISEG] = 0x00000480;
3288 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3289 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3290 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3291 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3292 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3293 env->excp_vectors[POWERPC_EXCP_HDECR] = 0x00000980;
3294 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3295 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3296 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3297 env->excp_vectors[POWERPC_EXCP_VPU] = 0x00000F20;
3298 env->excp_vectors[POWERPC_EXCP_IABR] = 0x00001300;
3299 env->excp_vectors[POWERPC_EXCP_MAINT] = 0x00001600;
3300 env->excp_vectors[POWERPC_EXCP_VPUA] = 0x00001700;
3301 env->excp_vectors[POWERPC_EXCP_THERM] = 0x00001800;
3302 /* Hardware reset vector */
3303 env->hreset_vector = 0x0000000000000100ULL;
3304 #endif
3305 }
3306
init_excp_POWER7(CPUPPCState * env)3307 static void init_excp_POWER7(CPUPPCState *env)
3308 {
3309 #if !defined(CONFIG_USER_ONLY)
3310 env->excp_vectors[POWERPC_EXCP_RESET] = 0x00000100;
3311 env->excp_vectors[POWERPC_EXCP_MCHECK] = 0x00000200;
3312 env->excp_vectors[POWERPC_EXCP_DSI] = 0x00000300;
3313 env->excp_vectors[POWERPC_EXCP_DSEG] = 0x00000380;
3314 env->excp_vectors[POWERPC_EXCP_ISI] = 0x00000400;
3315 env->excp_vectors[POWERPC_EXCP_ISEG] = 0x00000480;
3316 env->excp_vectors[POWERPC_EXCP_EXTERNAL] = 0x00000500;
3317 env->excp_vectors[POWERPC_EXCP_ALIGN] = 0x00000600;
3318 env->excp_vectors[POWERPC_EXCP_PROGRAM] = 0x00000700;
3319 env->excp_vectors[POWERPC_EXCP_FPU] = 0x00000800;
3320 env->excp_vectors[POWERPC_EXCP_DECR] = 0x00000900;
3321 env->excp_vectors[POWERPC_EXCP_HDECR] = 0x00000980;
3322 env->excp_vectors[POWERPC_EXCP_SYSCALL] = 0x00000C00;
3323 env->excp_vectors[POWERPC_EXCP_TRACE] = 0x00000D00;
3324 env->excp_vectors[POWERPC_EXCP_HDSI] = 0x00000E00;
3325 env->excp_vectors[POWERPC_EXCP_HISI] = 0x00000E20;
3326 env->excp_vectors[POWERPC_EXCP_HV_EMU] = 0x00000E40;
3327 env->excp_vectors[POWERPC_EXCP_HV_MAINT] = 0x00000E60;
3328 env->excp_vectors[POWERPC_EXCP_PERFM] = 0x00000F00;
3329 env->excp_vectors[POWERPC_EXCP_VPU] = 0x00000F20;
3330 env->excp_vectors[POWERPC_EXCP_VSXU] = 0x00000F40;
3331 /* Hardware reset vector */
3332 env->hreset_vector = 0x0000000000000100ULL;
3333 #endif
3334 }
3335
init_excp_POWER8(CPUPPCState * env)3336 static void init_excp_POWER8(CPUPPCState *env)
3337 {
3338 init_excp_POWER7(env);
3339
3340 #if !defined(CONFIG_USER_ONLY)
3341 env->excp_vectors[POWERPC_EXCP_SDOOR] = 0x00000A00;
3342 env->excp_vectors[POWERPC_EXCP_FU] = 0x00000F60;
3343 env->excp_vectors[POWERPC_EXCP_HV_FU] = 0x00000F80;
3344 env->excp_vectors[POWERPC_EXCP_SDOOR_HV] = 0x00000E80;
3345 #endif
3346 }
3347
init_excp_POWER9(CPUPPCState * env)3348 static void init_excp_POWER9(CPUPPCState *env)
3349 {
3350 init_excp_POWER8(env);
3351
3352 #if !defined(CONFIG_USER_ONLY)
3353 env->excp_vectors[POWERPC_EXCP_HVIRT] = 0x00000EA0;
3354 #endif
3355 }
3356
3357 #endif
3358
3359 /*****************************************************************************/
3360 /* Power management enable checks */
check_pow_none(CPUPPCState * env)3361 static int check_pow_none(CPUPPCState *env)
3362 {
3363 return 0;
3364 }
3365
check_pow_nocheck(CPUPPCState * env)3366 static int check_pow_nocheck(CPUPPCState *env)
3367 {
3368 return 1;
3369 }
3370
check_pow_hid0(CPUPPCState * env)3371 static int check_pow_hid0(CPUPPCState *env)
3372 {
3373 if (env->spr[SPR_HID0] & 0x00E00000) {
3374 return 1;
3375 }
3376
3377 return 0;
3378 }
3379
check_pow_hid0_74xx(CPUPPCState * env)3380 static int check_pow_hid0_74xx(CPUPPCState *env)
3381 {
3382 if (env->spr[SPR_HID0] & 0x00600000) {
3383 return 1;
3384 }
3385
3386 return 0;
3387 }
3388
ppc_cpu_interrupts_big_endian_always(PowerPCCPU * cpu)3389 static bool ppc_cpu_interrupts_big_endian_always(PowerPCCPU *cpu)
3390 {
3391 return true;
3392 }
3393
3394 #ifdef TARGET_PPC64
ppc_cpu_interrupts_big_endian_lpcr(PowerPCCPU * cpu)3395 static bool ppc_cpu_interrupts_big_endian_lpcr(PowerPCCPU *cpu)
3396 {
3397 return !(cpu->env.spr[SPR_LPCR] & LPCR_ILE);
3398 }
3399 #endif
3400
3401 /*****************************************************************************/
3402 /* PowerPC implementations definitions */
3403
3404 #define POWERPC_FAMILY(_name) \
3405 static void \
3406 glue(glue(ppc_, _name), _cpu_family_class_init)(ObjectClass *, void *); \
3407 \
3408 static const TypeInfo \
3409 glue(glue(ppc_, _name), _cpu_family_type_info) = { \
3410 .name = stringify(_name) "-family-" TYPE_POWERPC_CPU, \
3411 .parent = TYPE_POWERPC_CPU, \
3412 .abstract = true, \
3413 .class_init = glue(glue(ppc_, _name), _cpu_family_class_init), \
3414 }; \
3415 \
3416 static void glue(glue(ppc_, _name), _cpu_family_register_types)(void) \
3417 { \
3418 type_register_static( \
3419 &glue(glue(ppc_, _name), _cpu_family_type_info)); \
3420 } \
3421 \
3422 type_init(glue(glue(ppc_, _name), _cpu_family_register_types)) \
3423 \
3424 static void glue(glue(ppc_, _name), _cpu_family_class_init)
3425
init_proc_401(CPUPPCState * env)3426 static void init_proc_401(CPUPPCState *env)
3427 {
3428 gen_spr_40x(env);
3429 gen_spr_401_403(env);
3430 gen_spr_401(env);
3431 init_excp_4xx_real(env);
3432 env->dcache_line_size = 32;
3433 env->icache_line_size = 32;
3434 /* Allocate hardware IRQ controller */
3435 ppc40x_irq_init(env_archcpu(env));
3436
3437 SET_FIT_PERIOD(12, 16, 20, 24);
3438 SET_WDT_PERIOD(16, 20, 24, 28);
3439 }
3440
3441 POWERPC_FAMILY(401)(ObjectClass *oc, void *data)
3442 {
3443 DeviceClass *dc = DEVICE_CLASS(oc);
3444 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3445
3446 dc->desc = "PowerPC 401";
3447 pcc->init_proc = init_proc_401;
3448 pcc->check_pow = check_pow_nocheck;
3449 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3450 PPC_WRTEE | PPC_DCR |
3451 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3452 PPC_CACHE_DCBZ |
3453 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3454 PPC_4xx_COMMON | PPC_40x_EXCP;
3455 pcc->msr_mask = (1ull << MSR_KEY) |
3456 (1ull << MSR_POW) |
3457 (1ull << MSR_CE) |
3458 (1ull << MSR_ILE) |
3459 (1ull << MSR_EE) |
3460 (1ull << MSR_PR) |
3461 (1ull << MSR_ME) |
3462 (1ull << MSR_DE) |
3463 (1ull << MSR_LE);
3464 pcc->mmu_model = POWERPC_MMU_REAL;
3465 pcc->excp_model = POWERPC_EXCP_40x;
3466 pcc->bus_model = PPC_FLAGS_INPUT_401;
3467 pcc->bfd_mach = bfd_mach_ppc_403;
3468 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
3469 POWERPC_FLAG_BUS_CLK;
3470 }
3471
init_proc_401x2(CPUPPCState * env)3472 static void init_proc_401x2(CPUPPCState *env)
3473 {
3474 gen_spr_40x(env);
3475 gen_spr_401_403(env);
3476 gen_spr_401x2(env);
3477 gen_spr_compress(env);
3478 /* Memory management */
3479 #if !defined(CONFIG_USER_ONLY)
3480 env->nb_tlb = 64;
3481 env->nb_ways = 1;
3482 env->id_tlbs = 0;
3483 env->tlb_type = TLB_EMB;
3484 #endif
3485 init_excp_4xx_softmmu(env);
3486 env->dcache_line_size = 32;
3487 env->icache_line_size = 32;
3488 /* Allocate hardware IRQ controller */
3489 ppc40x_irq_init(env_archcpu(env));
3490
3491 SET_FIT_PERIOD(12, 16, 20, 24);
3492 SET_WDT_PERIOD(16, 20, 24, 28);
3493 }
3494
3495 POWERPC_FAMILY(401x2)(ObjectClass *oc, void *data)
3496 {
3497 DeviceClass *dc = DEVICE_CLASS(oc);
3498 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3499
3500 dc->desc = "PowerPC 401x2";
3501 pcc->init_proc = init_proc_401x2;
3502 pcc->check_pow = check_pow_nocheck;
3503 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
3504 PPC_DCR | PPC_WRTEE |
3505 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3506 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3507 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3508 PPC_40x_TLB | PPC_MEM_TLBIA | PPC_MEM_TLBSYNC |
3509 PPC_4xx_COMMON | PPC_40x_EXCP;
3510 pcc->msr_mask = (1ull << 20) |
3511 (1ull << MSR_KEY) |
3512 (1ull << MSR_POW) |
3513 (1ull << MSR_CE) |
3514 (1ull << MSR_ILE) |
3515 (1ull << MSR_EE) |
3516 (1ull << MSR_PR) |
3517 (1ull << MSR_ME) |
3518 (1ull << MSR_DE) |
3519 (1ull << MSR_IR) |
3520 (1ull << MSR_DR) |
3521 (1ull << MSR_LE);
3522 pcc->mmu_model = POWERPC_MMU_SOFT_4xx_Z;
3523 pcc->excp_model = POWERPC_EXCP_40x;
3524 pcc->bus_model = PPC_FLAGS_INPUT_401;
3525 pcc->bfd_mach = bfd_mach_ppc_403;
3526 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
3527 POWERPC_FLAG_BUS_CLK;
3528 }
3529
init_proc_401x3(CPUPPCState * env)3530 static void init_proc_401x3(CPUPPCState *env)
3531 {
3532 gen_spr_40x(env);
3533 gen_spr_401_403(env);
3534 gen_spr_401(env);
3535 gen_spr_401x2(env);
3536 gen_spr_compress(env);
3537 init_excp_4xx_softmmu(env);
3538 env->dcache_line_size = 32;
3539 env->icache_line_size = 32;
3540 /* Allocate hardware IRQ controller */
3541 ppc40x_irq_init(env_archcpu(env));
3542
3543 SET_FIT_PERIOD(12, 16, 20, 24);
3544 SET_WDT_PERIOD(16, 20, 24, 28);
3545 }
3546
3547 POWERPC_FAMILY(401x3)(ObjectClass *oc, void *data)
3548 {
3549 DeviceClass *dc = DEVICE_CLASS(oc);
3550 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3551
3552 dc->desc = "PowerPC 401x3";
3553 pcc->init_proc = init_proc_401x3;
3554 pcc->check_pow = check_pow_nocheck;
3555 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
3556 PPC_DCR | PPC_WRTEE |
3557 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3558 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3559 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3560 PPC_40x_TLB | PPC_MEM_TLBIA | PPC_MEM_TLBSYNC |
3561 PPC_4xx_COMMON | PPC_40x_EXCP;
3562 pcc->msr_mask = (1ull << 20) |
3563 (1ull << MSR_KEY) |
3564 (1ull << MSR_POW) |
3565 (1ull << MSR_CE) |
3566 (1ull << MSR_ILE) |
3567 (1ull << MSR_EE) |
3568 (1ull << MSR_PR) |
3569 (1ull << MSR_ME) |
3570 (1ull << MSR_DWE) |
3571 (1ull << MSR_DE) |
3572 (1ull << MSR_IR) |
3573 (1ull << MSR_DR) |
3574 (1ull << MSR_LE);
3575 pcc->mmu_model = POWERPC_MMU_SOFT_4xx_Z;
3576 pcc->excp_model = POWERPC_EXCP_40x;
3577 pcc->bus_model = PPC_FLAGS_INPUT_401;
3578 pcc->bfd_mach = bfd_mach_ppc_403;
3579 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
3580 POWERPC_FLAG_BUS_CLK;
3581 }
3582
init_proc_IOP480(CPUPPCState * env)3583 static void init_proc_IOP480(CPUPPCState *env)
3584 {
3585 gen_spr_40x(env);
3586 gen_spr_401_403(env);
3587 gen_spr_401x2(env);
3588 gen_spr_compress(env);
3589 /* Memory management */
3590 #if !defined(CONFIG_USER_ONLY)
3591 env->nb_tlb = 64;
3592 env->nb_ways = 1;
3593 env->id_tlbs = 0;
3594 env->tlb_type = TLB_EMB;
3595 #endif
3596 init_excp_4xx_softmmu(env);
3597 env->dcache_line_size = 32;
3598 env->icache_line_size = 32;
3599 /* Allocate hardware IRQ controller */
3600 ppc40x_irq_init(env_archcpu(env));
3601
3602 SET_FIT_PERIOD(8, 12, 16, 20);
3603 SET_WDT_PERIOD(16, 20, 24, 28);
3604 }
3605
POWERPC_FAMILY(IOP480)3606 POWERPC_FAMILY(IOP480)(ObjectClass *oc, void *data)
3607 {
3608 DeviceClass *dc = DEVICE_CLASS(oc);
3609 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3610
3611 dc->desc = "IOP480";
3612 pcc->init_proc = init_proc_IOP480;
3613 pcc->check_pow = check_pow_nocheck;
3614 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3615 PPC_DCR | PPC_WRTEE |
3616 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3617 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3618 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3619 PPC_40x_TLB | PPC_MEM_TLBIA | PPC_MEM_TLBSYNC |
3620 PPC_4xx_COMMON | PPC_40x_EXCP;
3621 pcc->msr_mask = (1ull << 20) |
3622 (1ull << MSR_KEY) |
3623 (1ull << MSR_POW) |
3624 (1ull << MSR_CE) |
3625 (1ull << MSR_ILE) |
3626 (1ull << MSR_EE) |
3627 (1ull << MSR_PR) |
3628 (1ull << MSR_ME) |
3629 (1ull << MSR_DE) |
3630 (1ull << MSR_IR) |
3631 (1ull << MSR_DR) |
3632 (1ull << MSR_LE);
3633 pcc->mmu_model = POWERPC_MMU_SOFT_4xx_Z;
3634 pcc->excp_model = POWERPC_EXCP_40x;
3635 pcc->bus_model = PPC_FLAGS_INPUT_401;
3636 pcc->bfd_mach = bfd_mach_ppc_403;
3637 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
3638 POWERPC_FLAG_BUS_CLK;
3639 }
3640
init_proc_403(CPUPPCState * env)3641 static void init_proc_403(CPUPPCState *env)
3642 {
3643 gen_spr_40x(env);
3644 gen_spr_401_403(env);
3645 gen_spr_403(env);
3646 gen_spr_403_real(env);
3647 init_excp_4xx_real(env);
3648 env->dcache_line_size = 32;
3649 env->icache_line_size = 32;
3650 /* Allocate hardware IRQ controller */
3651 ppc40x_irq_init(env_archcpu(env));
3652
3653 SET_FIT_PERIOD(8, 12, 16, 20);
3654 SET_WDT_PERIOD(16, 20, 24, 28);
3655 }
3656
3657 POWERPC_FAMILY(403)(ObjectClass *oc, void *data)
3658 {
3659 DeviceClass *dc = DEVICE_CLASS(oc);
3660 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3661
3662 dc->desc = "PowerPC 403";
3663 pcc->init_proc = init_proc_403;
3664 pcc->check_pow = check_pow_nocheck;
3665 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3666 PPC_DCR | PPC_WRTEE |
3667 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3668 PPC_CACHE_DCBZ |
3669 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3670 PPC_4xx_COMMON | PPC_40x_EXCP;
3671 pcc->msr_mask = (1ull << MSR_POW) |
3672 (1ull << MSR_CE) |
3673 (1ull << MSR_ILE) |
3674 (1ull << MSR_EE) |
3675 (1ull << MSR_PR) |
3676 (1ull << MSR_ME) |
3677 (1ull << MSR_PE) |
3678 (1ull << MSR_PX) |
3679 (1ull << MSR_LE);
3680 pcc->mmu_model = POWERPC_MMU_REAL;
3681 pcc->excp_model = POWERPC_EXCP_40x;
3682 pcc->bus_model = PPC_FLAGS_INPUT_401;
3683 pcc->bfd_mach = bfd_mach_ppc_403;
3684 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_PX |
3685 POWERPC_FLAG_BUS_CLK;
3686 }
3687
init_proc_403GCX(CPUPPCState * env)3688 static void init_proc_403GCX(CPUPPCState *env)
3689 {
3690 gen_spr_40x(env);
3691 gen_spr_401_403(env);
3692 gen_spr_403(env);
3693 gen_spr_403_real(env);
3694 gen_spr_403_mmu(env);
3695 /* Bus access control */
3696 /* not emulated, as QEMU never does speculative access */
3697 spr_register(env, SPR_40x_SGR, "SGR",
3698 SPR_NOACCESS, SPR_NOACCESS,
3699 &spr_read_generic, &spr_write_generic,
3700 0xFFFFFFFF);
3701 /* not emulated, as QEMU do not emulate caches */
3702 spr_register(env, SPR_40x_DCWR, "DCWR",
3703 SPR_NOACCESS, SPR_NOACCESS,
3704 &spr_read_generic, &spr_write_generic,
3705 0x00000000);
3706 /* Memory management */
3707 #if !defined(CONFIG_USER_ONLY)
3708 env->nb_tlb = 64;
3709 env->nb_ways = 1;
3710 env->id_tlbs = 0;
3711 env->tlb_type = TLB_EMB;
3712 #endif
3713 init_excp_4xx_softmmu(env);
3714 env->dcache_line_size = 32;
3715 env->icache_line_size = 32;
3716 /* Allocate hardware IRQ controller */
3717 ppc40x_irq_init(env_archcpu(env));
3718
3719 SET_FIT_PERIOD(8, 12, 16, 20);
3720 SET_WDT_PERIOD(16, 20, 24, 28);
3721 }
3722
3723 POWERPC_FAMILY(403GCX)(ObjectClass *oc, void *data)
3724 {
3725 DeviceClass *dc = DEVICE_CLASS(oc);
3726 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3727
3728 dc->desc = "PowerPC 403 GCX";
3729 pcc->init_proc = init_proc_403GCX;
3730 pcc->check_pow = check_pow_nocheck;
3731 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3732 PPC_DCR | PPC_WRTEE |
3733 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3734 PPC_CACHE_DCBZ |
3735 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3736 PPC_40x_TLB | PPC_MEM_TLBIA | PPC_MEM_TLBSYNC |
3737 PPC_4xx_COMMON | PPC_40x_EXCP;
3738 pcc->msr_mask = (1ull << MSR_POW) |
3739 (1ull << MSR_CE) |
3740 (1ull << MSR_ILE) |
3741 (1ull << MSR_EE) |
3742 (1ull << MSR_PR) |
3743 (1ull << MSR_ME) |
3744 (1ull << MSR_PE) |
3745 (1ull << MSR_PX) |
3746 (1ull << MSR_LE);
3747 pcc->mmu_model = POWERPC_MMU_SOFT_4xx_Z;
3748 pcc->excp_model = POWERPC_EXCP_40x;
3749 pcc->bus_model = PPC_FLAGS_INPUT_401;
3750 pcc->bfd_mach = bfd_mach_ppc_403;
3751 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_PX |
3752 POWERPC_FLAG_BUS_CLK;
3753 }
3754
init_proc_405(CPUPPCState * env)3755 static void init_proc_405(CPUPPCState *env)
3756 {
3757 /* Time base */
3758 gen_tbl(env);
3759 gen_spr_40x(env);
3760 gen_spr_405(env);
3761 /* Bus access control */
3762 /* not emulated, as QEMU never does speculative access */
3763 spr_register(env, SPR_40x_SGR, "SGR",
3764 SPR_NOACCESS, SPR_NOACCESS,
3765 &spr_read_generic, &spr_write_generic,
3766 0xFFFFFFFF);
3767 /* not emulated, as QEMU do not emulate caches */
3768 spr_register(env, SPR_40x_DCWR, "DCWR",
3769 SPR_NOACCESS, SPR_NOACCESS,
3770 &spr_read_generic, &spr_write_generic,
3771 0x00000000);
3772 /* Memory management */
3773 #if !defined(CONFIG_USER_ONLY)
3774 env->nb_tlb = 64;
3775 env->nb_ways = 1;
3776 env->id_tlbs = 0;
3777 env->tlb_type = TLB_EMB;
3778 #endif
3779 init_excp_4xx_softmmu(env);
3780 env->dcache_line_size = 32;
3781 env->icache_line_size = 32;
3782 /* Allocate hardware IRQ controller */
3783 ppc40x_irq_init(env_archcpu(env));
3784
3785 SET_FIT_PERIOD(8, 12, 16, 20);
3786 SET_WDT_PERIOD(16, 20, 24, 28);
3787 }
3788
3789 POWERPC_FAMILY(405)(ObjectClass *oc, void *data)
3790 {
3791 DeviceClass *dc = DEVICE_CLASS(oc);
3792 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3793
3794 dc->desc = "PowerPC 405";
3795 pcc->init_proc = init_proc_405;
3796 pcc->check_pow = check_pow_nocheck;
3797 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
3798 PPC_DCR | PPC_WRTEE |
3799 PPC_CACHE | PPC_CACHE_ICBI | PPC_40x_ICBT |
3800 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3801 PPC_MEM_SYNC | PPC_MEM_EIEIO |
3802 PPC_40x_TLB | PPC_MEM_TLBIA | PPC_MEM_TLBSYNC |
3803 PPC_4xx_COMMON | PPC_405_MAC | PPC_40x_EXCP;
3804 pcc->msr_mask = (1ull << MSR_POW) |
3805 (1ull << MSR_CE) |
3806 (1ull << MSR_EE) |
3807 (1ull << MSR_PR) |
3808 (1ull << MSR_FP) |
3809 (1ull << MSR_DWE) |
3810 (1ull << MSR_DE) |
3811 (1ull << MSR_IR) |
3812 (1ull << MSR_DR);
3813 pcc->mmu_model = POWERPC_MMU_SOFT_4xx;
3814 pcc->excp_model = POWERPC_EXCP_40x;
3815 pcc->bus_model = PPC_FLAGS_INPUT_405;
3816 pcc->bfd_mach = bfd_mach_ppc_403;
3817 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
3818 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
3819 }
3820
init_proc_440EP(CPUPPCState * env)3821 static void init_proc_440EP(CPUPPCState *env)
3822 {
3823 /* Time base */
3824 gen_tbl(env);
3825 gen_spr_BookE(env, 0x000000000000FFFFULL);
3826 gen_spr_440(env);
3827 gen_spr_usprgh(env);
3828 /* Processor identification */
3829 spr_register(env, SPR_BOOKE_PIR, "PIR",
3830 SPR_NOACCESS, SPR_NOACCESS,
3831 &spr_read_generic, &spr_write_pir,
3832 0x00000000);
3833 /* XXX : not implemented */
3834 spr_register(env, SPR_BOOKE_IAC3, "IAC3",
3835 SPR_NOACCESS, SPR_NOACCESS,
3836 &spr_read_generic, &spr_write_generic,
3837 0x00000000);
3838 /* XXX : not implemented */
3839 spr_register(env, SPR_BOOKE_IAC4, "IAC4",
3840 SPR_NOACCESS, SPR_NOACCESS,
3841 &spr_read_generic, &spr_write_generic,
3842 0x00000000);
3843 /* XXX : not implemented */
3844 spr_register(env, SPR_BOOKE_DVC1, "DVC1",
3845 SPR_NOACCESS, SPR_NOACCESS,
3846 &spr_read_generic, &spr_write_generic,
3847 0x00000000);
3848 /* XXX : not implemented */
3849 spr_register(env, SPR_BOOKE_DVC2, "DVC2",
3850 SPR_NOACCESS, SPR_NOACCESS,
3851 &spr_read_generic, &spr_write_generic,
3852 0x00000000);
3853 /* XXX : not implemented */
3854 spr_register(env, SPR_BOOKE_MCSR, "MCSR",
3855 SPR_NOACCESS, SPR_NOACCESS,
3856 &spr_read_generic, &spr_write_generic,
3857 0x00000000);
3858 spr_register(env, SPR_BOOKE_MCSRR0, "MCSRR0",
3859 SPR_NOACCESS, SPR_NOACCESS,
3860 &spr_read_generic, &spr_write_generic,
3861 0x00000000);
3862 spr_register(env, SPR_BOOKE_MCSRR1, "MCSRR1",
3863 SPR_NOACCESS, SPR_NOACCESS,
3864 &spr_read_generic, &spr_write_generic,
3865 0x00000000);
3866 /* XXX : not implemented */
3867 spr_register(env, SPR_440_CCR1, "CCR1",
3868 SPR_NOACCESS, SPR_NOACCESS,
3869 &spr_read_generic, &spr_write_generic,
3870 0x00000000);
3871 /* Memory management */
3872 #if !defined(CONFIG_USER_ONLY)
3873 env->nb_tlb = 64;
3874 env->nb_ways = 1;
3875 env->id_tlbs = 0;
3876 env->tlb_type = TLB_EMB;
3877 #endif
3878 init_excp_BookE(env);
3879 env->dcache_line_size = 32;
3880 env->icache_line_size = 32;
3881 ppc40x_irq_init(env_archcpu(env));
3882
3883 SET_FIT_PERIOD(12, 16, 20, 24);
3884 SET_WDT_PERIOD(20, 24, 28, 32);
3885 }
3886
3887 POWERPC_FAMILY(440EP)(ObjectClass *oc, void *data)
3888 {
3889 DeviceClass *dc = DEVICE_CLASS(oc);
3890 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3891
3892 dc->desc = "PowerPC 440 EP";
3893 pcc->init_proc = init_proc_440EP;
3894 pcc->check_pow = check_pow_nocheck;
3895 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3896 PPC_FLOAT | PPC_FLOAT_FRES | PPC_FLOAT_FSEL |
3897 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
3898 PPC_FLOAT_STFIWX |
3899 PPC_DCR | PPC_WRTEE | PPC_RFMCI |
3900 PPC_CACHE | PPC_CACHE_ICBI |
3901 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3902 PPC_MEM_TLBSYNC | PPC_MFTB |
3903 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
3904 PPC_440_SPEC;
3905 pcc->msr_mask = (1ull << MSR_POW) |
3906 (1ull << MSR_CE) |
3907 (1ull << MSR_EE) |
3908 (1ull << MSR_PR) |
3909 (1ull << MSR_FP) |
3910 (1ull << MSR_ME) |
3911 (1ull << MSR_FE0) |
3912 (1ull << MSR_DWE) |
3913 (1ull << MSR_DE) |
3914 (1ull << MSR_FE1) |
3915 (1ull << MSR_IR) |
3916 (1ull << MSR_DR);
3917 pcc->mmu_model = POWERPC_MMU_BOOKE;
3918 pcc->excp_model = POWERPC_EXCP_BOOKE;
3919 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
3920 pcc->bfd_mach = bfd_mach_ppc_403;
3921 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
3922 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
3923 }
3924
3925 POWERPC_FAMILY(460EX)(ObjectClass *oc, void *data)
3926 {
3927 DeviceClass *dc = DEVICE_CLASS(oc);
3928 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
3929
3930 dc->desc = "PowerPC 460 EX";
3931 pcc->init_proc = init_proc_440EP;
3932 pcc->check_pow = check_pow_nocheck;
3933 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
3934 PPC_FLOAT | PPC_FLOAT_FRES | PPC_FLOAT_FSEL |
3935 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
3936 PPC_FLOAT_STFIWX |
3937 PPC_DCR | PPC_DCRX | PPC_WRTEE | PPC_RFMCI |
3938 PPC_CACHE | PPC_CACHE_ICBI |
3939 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
3940 PPC_MEM_TLBSYNC | PPC_MFTB |
3941 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
3942 PPC_440_SPEC;
3943 pcc->msr_mask = (1ull << MSR_POW) |
3944 (1ull << MSR_CE) |
3945 (1ull << MSR_EE) |
3946 (1ull << MSR_PR) |
3947 (1ull << MSR_FP) |
3948 (1ull << MSR_ME) |
3949 (1ull << MSR_FE0) |
3950 (1ull << MSR_DWE) |
3951 (1ull << MSR_DE) |
3952 (1ull << MSR_FE1) |
3953 (1ull << MSR_IR) |
3954 (1ull << MSR_DR);
3955 pcc->mmu_model = POWERPC_MMU_BOOKE;
3956 pcc->excp_model = POWERPC_EXCP_BOOKE;
3957 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
3958 pcc->bfd_mach = bfd_mach_ppc_403;
3959 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
3960 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
3961 }
3962
init_proc_440GP(CPUPPCState * env)3963 static void init_proc_440GP(CPUPPCState *env)
3964 {
3965 /* Time base */
3966 gen_tbl(env);
3967 gen_spr_BookE(env, 0x000000000000FFFFULL);
3968 gen_spr_440(env);
3969 gen_spr_usprgh(env);
3970 /* Processor identification */
3971 spr_register(env, SPR_BOOKE_PIR, "PIR",
3972 SPR_NOACCESS, SPR_NOACCESS,
3973 &spr_read_generic, &spr_write_pir,
3974 0x00000000);
3975 /* XXX : not implemented */
3976 spr_register(env, SPR_BOOKE_IAC3, "IAC3",
3977 SPR_NOACCESS, SPR_NOACCESS,
3978 &spr_read_generic, &spr_write_generic,
3979 0x00000000);
3980 /* XXX : not implemented */
3981 spr_register(env, SPR_BOOKE_IAC4, "IAC4",
3982 SPR_NOACCESS, SPR_NOACCESS,
3983 &spr_read_generic, &spr_write_generic,
3984 0x00000000);
3985 /* XXX : not implemented */
3986 spr_register(env, SPR_BOOKE_DVC1, "DVC1",
3987 SPR_NOACCESS, SPR_NOACCESS,
3988 &spr_read_generic, &spr_write_generic,
3989 0x00000000);
3990 /* XXX : not implemented */
3991 spr_register(env, SPR_BOOKE_DVC2, "DVC2",
3992 SPR_NOACCESS, SPR_NOACCESS,
3993 &spr_read_generic, &spr_write_generic,
3994 0x00000000);
3995 /* Memory management */
3996 #if !defined(CONFIG_USER_ONLY)
3997 env->nb_tlb = 64;
3998 env->nb_ways = 1;
3999 env->id_tlbs = 0;
4000 env->tlb_type = TLB_EMB;
4001 #endif
4002 init_excp_BookE(env);
4003 env->dcache_line_size = 32;
4004 env->icache_line_size = 32;
4005 /* XXX: TODO: allocate internal IRQ controller */
4006
4007 SET_FIT_PERIOD(12, 16, 20, 24);
4008 SET_WDT_PERIOD(20, 24, 28, 32);
4009 }
4010
4011 POWERPC_FAMILY(440GP)(ObjectClass *oc, void *data)
4012 {
4013 DeviceClass *dc = DEVICE_CLASS(oc);
4014 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4015
4016 dc->desc = "PowerPC 440 GP";
4017 pcc->init_proc = init_proc_440GP;
4018 pcc->check_pow = check_pow_nocheck;
4019 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4020 PPC_DCR | PPC_DCRX | PPC_WRTEE | PPC_MFAPIDI |
4021 PPC_CACHE | PPC_CACHE_ICBI |
4022 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
4023 PPC_MEM_TLBSYNC | PPC_TLBIVA | PPC_MFTB |
4024 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
4025 PPC_440_SPEC;
4026 pcc->msr_mask = (1ull << MSR_POW) |
4027 (1ull << MSR_CE) |
4028 (1ull << MSR_EE) |
4029 (1ull << MSR_PR) |
4030 (1ull << MSR_FP) |
4031 (1ull << MSR_ME) |
4032 (1ull << MSR_FE0) |
4033 (1ull << MSR_DWE) |
4034 (1ull << MSR_DE) |
4035 (1ull << MSR_FE1) |
4036 (1ull << MSR_IR) |
4037 (1ull << MSR_DR);
4038 pcc->mmu_model = POWERPC_MMU_BOOKE;
4039 pcc->excp_model = POWERPC_EXCP_BOOKE;
4040 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
4041 pcc->bfd_mach = bfd_mach_ppc_403;
4042 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
4043 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
4044 }
4045
init_proc_440x4(CPUPPCState * env)4046 static void init_proc_440x4(CPUPPCState *env)
4047 {
4048 /* Time base */
4049 gen_tbl(env);
4050 gen_spr_BookE(env, 0x000000000000FFFFULL);
4051 gen_spr_440(env);
4052 gen_spr_usprgh(env);
4053 /* Processor identification */
4054 spr_register(env, SPR_BOOKE_PIR, "PIR",
4055 SPR_NOACCESS, SPR_NOACCESS,
4056 &spr_read_generic, &spr_write_pir,
4057 0x00000000);
4058 /* XXX : not implemented */
4059 spr_register(env, SPR_BOOKE_IAC3, "IAC3",
4060 SPR_NOACCESS, SPR_NOACCESS,
4061 &spr_read_generic, &spr_write_generic,
4062 0x00000000);
4063 /* XXX : not implemented */
4064 spr_register(env, SPR_BOOKE_IAC4, "IAC4",
4065 SPR_NOACCESS, SPR_NOACCESS,
4066 &spr_read_generic, &spr_write_generic,
4067 0x00000000);
4068 /* XXX : not implemented */
4069 spr_register(env, SPR_BOOKE_DVC1, "DVC1",
4070 SPR_NOACCESS, SPR_NOACCESS,
4071 &spr_read_generic, &spr_write_generic,
4072 0x00000000);
4073 /* XXX : not implemented */
4074 spr_register(env, SPR_BOOKE_DVC2, "DVC2",
4075 SPR_NOACCESS, SPR_NOACCESS,
4076 &spr_read_generic, &spr_write_generic,
4077 0x00000000);
4078 /* Memory management */
4079 #if !defined(CONFIG_USER_ONLY)
4080 env->nb_tlb = 64;
4081 env->nb_ways = 1;
4082 env->id_tlbs = 0;
4083 env->tlb_type = TLB_EMB;
4084 #endif
4085 init_excp_BookE(env);
4086 env->dcache_line_size = 32;
4087 env->icache_line_size = 32;
4088 /* XXX: TODO: allocate internal IRQ controller */
4089
4090 SET_FIT_PERIOD(12, 16, 20, 24);
4091 SET_WDT_PERIOD(20, 24, 28, 32);
4092 }
4093
4094 POWERPC_FAMILY(440x4)(ObjectClass *oc, void *data)
4095 {
4096 DeviceClass *dc = DEVICE_CLASS(oc);
4097 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4098
4099 dc->desc = "PowerPC 440x4";
4100 pcc->init_proc = init_proc_440x4;
4101 pcc->check_pow = check_pow_nocheck;
4102 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4103 PPC_DCR | PPC_WRTEE |
4104 PPC_CACHE | PPC_CACHE_ICBI |
4105 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
4106 PPC_MEM_TLBSYNC | PPC_MFTB |
4107 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
4108 PPC_440_SPEC;
4109 pcc->msr_mask = (1ull << MSR_POW) |
4110 (1ull << MSR_CE) |
4111 (1ull << MSR_EE) |
4112 (1ull << MSR_PR) |
4113 (1ull << MSR_FP) |
4114 (1ull << MSR_ME) |
4115 (1ull << MSR_FE0) |
4116 (1ull << MSR_DWE) |
4117 (1ull << MSR_DE) |
4118 (1ull << MSR_FE1) |
4119 (1ull << MSR_IR) |
4120 (1ull << MSR_DR);
4121 pcc->mmu_model = POWERPC_MMU_BOOKE;
4122 pcc->excp_model = POWERPC_EXCP_BOOKE;
4123 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
4124 pcc->bfd_mach = bfd_mach_ppc_403;
4125 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
4126 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
4127 }
4128
init_proc_440x5(CPUPPCState * env)4129 static void init_proc_440x5(CPUPPCState *env)
4130 {
4131 /* Time base */
4132 gen_tbl(env);
4133 gen_spr_BookE(env, 0x000000000000FFFFULL);
4134 gen_spr_440(env);
4135 gen_spr_usprgh(env);
4136 /* Processor identification */
4137 spr_register(env, SPR_BOOKE_PIR, "PIR",
4138 SPR_NOACCESS, SPR_NOACCESS,
4139 &spr_read_generic, &spr_write_pir,
4140 0x00000000);
4141 /* XXX : not implemented */
4142 spr_register(env, SPR_BOOKE_IAC3, "IAC3",
4143 SPR_NOACCESS, SPR_NOACCESS,
4144 &spr_read_generic, &spr_write_generic,
4145 0x00000000);
4146 /* XXX : not implemented */
4147 spr_register(env, SPR_BOOKE_IAC4, "IAC4",
4148 SPR_NOACCESS, SPR_NOACCESS,
4149 &spr_read_generic, &spr_write_generic,
4150 0x00000000);
4151 /* XXX : not implemented */
4152 spr_register(env, SPR_BOOKE_DVC1, "DVC1",
4153 SPR_NOACCESS, SPR_NOACCESS,
4154 &spr_read_generic, &spr_write_generic,
4155 0x00000000);
4156 /* XXX : not implemented */
4157 spr_register(env, SPR_BOOKE_DVC2, "DVC2",
4158 SPR_NOACCESS, SPR_NOACCESS,
4159 &spr_read_generic, &spr_write_generic,
4160 0x00000000);
4161 /* XXX : not implemented */
4162 spr_register(env, SPR_BOOKE_MCSR, "MCSR",
4163 SPR_NOACCESS, SPR_NOACCESS,
4164 &spr_read_generic, &spr_write_generic,
4165 0x00000000);
4166 spr_register(env, SPR_BOOKE_MCSRR0, "MCSRR0",
4167 SPR_NOACCESS, SPR_NOACCESS,
4168 &spr_read_generic, &spr_write_generic,
4169 0x00000000);
4170 spr_register(env, SPR_BOOKE_MCSRR1, "MCSRR1",
4171 SPR_NOACCESS, SPR_NOACCESS,
4172 &spr_read_generic, &spr_write_generic,
4173 0x00000000);
4174 /* XXX : not implemented */
4175 spr_register(env, SPR_440_CCR1, "CCR1",
4176 SPR_NOACCESS, SPR_NOACCESS,
4177 &spr_read_generic, &spr_write_generic,
4178 0x00000000);
4179 /* Memory management */
4180 #if !defined(CONFIG_USER_ONLY)
4181 env->nb_tlb = 64;
4182 env->nb_ways = 1;
4183 env->id_tlbs = 0;
4184 env->tlb_type = TLB_EMB;
4185 #endif
4186 init_excp_BookE(env);
4187 env->dcache_line_size = 32;
4188 env->icache_line_size = 32;
4189 ppc40x_irq_init(env_archcpu(env));
4190
4191 SET_FIT_PERIOD(12, 16, 20, 24);
4192 SET_WDT_PERIOD(20, 24, 28, 32);
4193 }
4194
4195 POWERPC_FAMILY(440x5)(ObjectClass *oc, void *data)
4196 {
4197 DeviceClass *dc = DEVICE_CLASS(oc);
4198 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4199
4200 dc->desc = "PowerPC 440x5";
4201 pcc->init_proc = init_proc_440x5;
4202 pcc->check_pow = check_pow_nocheck;
4203 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4204 PPC_DCR | PPC_WRTEE | PPC_RFMCI |
4205 PPC_CACHE | PPC_CACHE_ICBI |
4206 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
4207 PPC_MEM_TLBSYNC | PPC_MFTB |
4208 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
4209 PPC_440_SPEC;
4210 pcc->msr_mask = (1ull << MSR_POW) |
4211 (1ull << MSR_CE) |
4212 (1ull << MSR_EE) |
4213 (1ull << MSR_PR) |
4214 (1ull << MSR_FP) |
4215 (1ull << MSR_ME) |
4216 (1ull << MSR_FE0) |
4217 (1ull << MSR_DWE) |
4218 (1ull << MSR_DE) |
4219 (1ull << MSR_FE1) |
4220 (1ull << MSR_IR) |
4221 (1ull << MSR_DR);
4222 pcc->mmu_model = POWERPC_MMU_BOOKE;
4223 pcc->excp_model = POWERPC_EXCP_BOOKE;
4224 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
4225 pcc->bfd_mach = bfd_mach_ppc_403;
4226 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
4227 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
4228 }
4229
4230 POWERPC_FAMILY(440x5wDFPU)(ObjectClass *oc, void *data)
4231 {
4232 DeviceClass *dc = DEVICE_CLASS(oc);
4233 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4234
4235 dc->desc = "PowerPC 440x5 with double precision FPU";
4236 pcc->init_proc = init_proc_440x5;
4237 pcc->check_pow = check_pow_nocheck;
4238 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4239 PPC_FLOAT | PPC_FLOAT_FSQRT |
4240 PPC_FLOAT_STFIWX |
4241 PPC_DCR | PPC_WRTEE | PPC_RFMCI |
4242 PPC_CACHE | PPC_CACHE_ICBI |
4243 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
4244 PPC_MEM_TLBSYNC | PPC_MFTB |
4245 PPC_BOOKE | PPC_4xx_COMMON | PPC_405_MAC |
4246 PPC_440_SPEC;
4247 pcc->insns_flags2 = PPC2_FP_CVT_S64;
4248 pcc->msr_mask = (1ull << MSR_POW) |
4249 (1ull << MSR_CE) |
4250 (1ull << MSR_EE) |
4251 (1ull << MSR_PR) |
4252 (1ull << MSR_FP) |
4253 (1ull << MSR_ME) |
4254 (1ull << MSR_FE0) |
4255 (1ull << MSR_DWE) |
4256 (1ull << MSR_DE) |
4257 (1ull << MSR_FE1) |
4258 (1ull << MSR_IR) |
4259 (1ull << MSR_DR);
4260 pcc->mmu_model = POWERPC_MMU_BOOKE;
4261 pcc->excp_model = POWERPC_EXCP_BOOKE;
4262 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
4263 pcc->bfd_mach = bfd_mach_ppc_403;
4264 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DWE |
4265 POWERPC_FLAG_DE | POWERPC_FLAG_BUS_CLK;
4266 }
4267
init_proc_MPC5xx(CPUPPCState * env)4268 static void init_proc_MPC5xx(CPUPPCState *env)
4269 {
4270 /* Time base */
4271 gen_tbl(env);
4272 gen_spr_5xx_8xx(env);
4273 gen_spr_5xx(env);
4274 init_excp_MPC5xx(env);
4275 env->dcache_line_size = 32;
4276 env->icache_line_size = 32;
4277 /* XXX: TODO: allocate internal IRQ controller */
4278 }
4279
POWERPC_FAMILY(MPC5xx)4280 POWERPC_FAMILY(MPC5xx)(ObjectClass *oc, void *data)
4281 {
4282 DeviceClass *dc = DEVICE_CLASS(oc);
4283 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4284
4285 dc->desc = "Freescale 5xx cores (aka RCPU)";
4286 pcc->init_proc = init_proc_MPC5xx;
4287 pcc->check_pow = check_pow_none;
4288 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4289 PPC_MEM_EIEIO | PPC_MEM_SYNC |
4290 PPC_CACHE_ICBI | PPC_FLOAT | PPC_FLOAT_STFIWX |
4291 PPC_MFTB;
4292 pcc->msr_mask = (1ull << MSR_ILE) |
4293 (1ull << MSR_EE) |
4294 (1ull << MSR_PR) |
4295 (1ull << MSR_FP) |
4296 (1ull << MSR_ME) |
4297 (1ull << MSR_FE0) |
4298 (1ull << MSR_SE) |
4299 (1ull << MSR_DE) |
4300 (1ull << MSR_FE1) |
4301 (1ull << MSR_EP) |
4302 (1ull << MSR_RI) |
4303 (1ull << MSR_LE);
4304 pcc->mmu_model = POWERPC_MMU_REAL;
4305 pcc->excp_model = POWERPC_EXCP_603;
4306 pcc->bus_model = PPC_FLAGS_INPUT_RCPU;
4307 pcc->bfd_mach = bfd_mach_ppc_505;
4308 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
4309 POWERPC_FLAG_BUS_CLK;
4310 }
4311
init_proc_MPC8xx(CPUPPCState * env)4312 static void init_proc_MPC8xx(CPUPPCState *env)
4313 {
4314 /* Time base */
4315 gen_tbl(env);
4316 gen_spr_5xx_8xx(env);
4317 gen_spr_8xx(env);
4318 init_excp_MPC8xx(env);
4319 env->dcache_line_size = 32;
4320 env->icache_line_size = 32;
4321 /* XXX: TODO: allocate internal IRQ controller */
4322 }
4323
POWERPC_FAMILY(MPC8xx)4324 POWERPC_FAMILY(MPC8xx)(ObjectClass *oc, void *data)
4325 {
4326 DeviceClass *dc = DEVICE_CLASS(oc);
4327 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4328
4329 dc->desc = "Freescale 8xx cores (aka PowerQUICC)";
4330 pcc->init_proc = init_proc_MPC8xx;
4331 pcc->check_pow = check_pow_none;
4332 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
4333 PPC_MEM_EIEIO | PPC_MEM_SYNC |
4334 PPC_CACHE_ICBI | PPC_MFTB;
4335 pcc->msr_mask = (1ull << MSR_ILE) |
4336 (1ull << MSR_EE) |
4337 (1ull << MSR_PR) |
4338 (1ull << MSR_FP) |
4339 (1ull << MSR_ME) |
4340 (1ull << MSR_SE) |
4341 (1ull << MSR_DE) |
4342 (1ull << MSR_EP) |
4343 (1ull << MSR_IR) |
4344 (1ull << MSR_DR) |
4345 (1ull << MSR_RI) |
4346 (1ull << MSR_LE);
4347 pcc->mmu_model = POWERPC_MMU_MPC8xx;
4348 pcc->excp_model = POWERPC_EXCP_603;
4349 pcc->bus_model = PPC_FLAGS_INPUT_RCPU;
4350 pcc->bfd_mach = bfd_mach_ppc_860;
4351 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
4352 POWERPC_FLAG_BUS_CLK;
4353 }
4354
4355 /* Freescale 82xx cores (aka PowerQUICC-II) */
4356
init_proc_G2(CPUPPCState * env)4357 static void init_proc_G2(CPUPPCState *env)
4358 {
4359 gen_spr_ne_601(env);
4360 gen_spr_sdr1(env);
4361 gen_spr_G2_755(env);
4362 gen_spr_G2(env);
4363 /* Time base */
4364 gen_tbl(env);
4365 /* External access control */
4366 /* XXX : not implemented */
4367 spr_register(env, SPR_EAR, "EAR",
4368 SPR_NOACCESS, SPR_NOACCESS,
4369 &spr_read_generic, &spr_write_generic,
4370 0x00000000);
4371 /* Hardware implementation register */
4372 /* XXX : not implemented */
4373 spr_register(env, SPR_HID0, "HID0",
4374 SPR_NOACCESS, SPR_NOACCESS,
4375 &spr_read_generic, &spr_write_generic,
4376 0x00000000);
4377 /* XXX : not implemented */
4378 spr_register(env, SPR_HID1, "HID1",
4379 SPR_NOACCESS, SPR_NOACCESS,
4380 &spr_read_generic, &spr_write_generic,
4381 0x00000000);
4382 /* XXX : not implemented */
4383 spr_register(env, SPR_HID2, "HID2",
4384 SPR_NOACCESS, SPR_NOACCESS,
4385 &spr_read_generic, &spr_write_generic,
4386 0x00000000);
4387 /* Memory management */
4388 gen_low_BATs(env);
4389 gen_high_BATs(env);
4390 gen_6xx_7xx_soft_tlb(env, 64, 2);
4391 init_excp_G2(env);
4392 env->dcache_line_size = 32;
4393 env->icache_line_size = 32;
4394 /* Allocate hardware IRQ controller */
4395 ppc6xx_irq_init(env_archcpu(env));
4396 }
4397
POWERPC_FAMILY(G2)4398 POWERPC_FAMILY(G2)(ObjectClass *oc, void *data)
4399 {
4400 DeviceClass *dc = DEVICE_CLASS(oc);
4401 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4402
4403 dc->desc = "PowerPC G2";
4404 pcc->init_proc = init_proc_G2;
4405 pcc->check_pow = check_pow_hid0;
4406 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
4407 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
4408 PPC_FLOAT_STFIWX |
4409 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
4410 PPC_MEM_SYNC | PPC_MEM_EIEIO |
4411 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
4412 PPC_SEGMENT | PPC_EXTERN;
4413 pcc->msr_mask = (1ull << MSR_POW) |
4414 (1ull << MSR_TGPR) |
4415 (1ull << MSR_EE) |
4416 (1ull << MSR_PR) |
4417 (1ull << MSR_FP) |
4418 (1ull << MSR_ME) |
4419 (1ull << MSR_FE0) |
4420 (1ull << MSR_SE) |
4421 (1ull << MSR_DE) |
4422 (1ull << MSR_FE1) |
4423 (1ull << MSR_AL) |
4424 (1ull << MSR_EP) |
4425 (1ull << MSR_IR) |
4426 (1ull << MSR_DR) |
4427 (1ull << MSR_RI);
4428 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
4429 pcc->excp_model = POWERPC_EXCP_G2;
4430 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
4431 pcc->bfd_mach = bfd_mach_ppc_ec603e;
4432 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
4433 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
4434 }
4435
init_proc_G2LE(CPUPPCState * env)4436 static void init_proc_G2LE(CPUPPCState *env)
4437 {
4438 gen_spr_ne_601(env);
4439 gen_spr_sdr1(env);
4440 gen_spr_G2_755(env);
4441 gen_spr_G2(env);
4442 /* Time base */
4443 gen_tbl(env);
4444 /* External access control */
4445 /* XXX : not implemented */
4446 spr_register(env, SPR_EAR, "EAR",
4447 SPR_NOACCESS, SPR_NOACCESS,
4448 &spr_read_generic, &spr_write_generic,
4449 0x00000000);
4450 /* Hardware implementation register */
4451 /* XXX : not implemented */
4452 spr_register(env, SPR_HID0, "HID0",
4453 SPR_NOACCESS, SPR_NOACCESS,
4454 &spr_read_generic, &spr_write_generic,
4455 0x00000000);
4456 /* XXX : not implemented */
4457 spr_register(env, SPR_HID1, "HID1",
4458 SPR_NOACCESS, SPR_NOACCESS,
4459 &spr_read_generic, &spr_write_generic,
4460 0x00000000);
4461 /* XXX : not implemented */
4462 spr_register(env, SPR_HID2, "HID2",
4463 SPR_NOACCESS, SPR_NOACCESS,
4464 &spr_read_generic, &spr_write_generic,
4465 0x00000000);
4466
4467 /* Memory management */
4468 gen_low_BATs(env);
4469 gen_high_BATs(env);
4470 gen_6xx_7xx_soft_tlb(env, 64, 2);
4471 init_excp_G2(env);
4472 env->dcache_line_size = 32;
4473 env->icache_line_size = 32;
4474 /* Allocate hardware IRQ controller */
4475 ppc6xx_irq_init(env_archcpu(env));
4476 }
4477
POWERPC_FAMILY(G2LE)4478 POWERPC_FAMILY(G2LE)(ObjectClass *oc, void *data)
4479 {
4480 DeviceClass *dc = DEVICE_CLASS(oc);
4481 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4482
4483 dc->desc = "PowerPC G2LE";
4484 pcc->init_proc = init_proc_G2LE;
4485 pcc->check_pow = check_pow_hid0;
4486 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
4487 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
4488 PPC_FLOAT_STFIWX |
4489 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
4490 PPC_MEM_SYNC | PPC_MEM_EIEIO |
4491 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
4492 PPC_SEGMENT | PPC_EXTERN;
4493 pcc->msr_mask = (1ull << MSR_POW) |
4494 (1ull << MSR_TGPR) |
4495 (1ull << MSR_ILE) |
4496 (1ull << MSR_EE) |
4497 (1ull << MSR_PR) |
4498 (1ull << MSR_FP) |
4499 (1ull << MSR_ME) |
4500 (1ull << MSR_FE0) |
4501 (1ull << MSR_SE) |
4502 (1ull << MSR_DE) |
4503 (1ull << MSR_FE1) |
4504 (1ull << MSR_AL) |
4505 (1ull << MSR_EP) |
4506 (1ull << MSR_IR) |
4507 (1ull << MSR_DR) |
4508 (1ull << MSR_RI) |
4509 (1ull << MSR_LE);
4510 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
4511 pcc->excp_model = POWERPC_EXCP_G2;
4512 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
4513 pcc->bfd_mach = bfd_mach_ppc_ec603e;
4514 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
4515 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
4516 }
4517
init_proc_e200(CPUPPCState * env)4518 static void init_proc_e200(CPUPPCState *env)
4519 {
4520 /* Time base */
4521 gen_tbl(env);
4522 gen_spr_BookE(env, 0x000000070000FFFFULL);
4523 /* XXX : not implemented */
4524 spr_register(env, SPR_BOOKE_SPEFSCR, "SPEFSCR",
4525 &spr_read_spefscr, &spr_write_spefscr,
4526 &spr_read_spefscr, &spr_write_spefscr,
4527 0x00000000);
4528 /* Memory management */
4529 gen_spr_BookE206(env, 0x0000005D, NULL, 0);
4530 /* XXX : not implemented */
4531 spr_register(env, SPR_HID0, "HID0",
4532 SPR_NOACCESS, SPR_NOACCESS,
4533 &spr_read_generic, &spr_write_generic,
4534 0x00000000);
4535 /* XXX : not implemented */
4536 spr_register(env, SPR_HID1, "HID1",
4537 SPR_NOACCESS, SPR_NOACCESS,
4538 &spr_read_generic, &spr_write_generic,
4539 0x00000000);
4540 /* XXX : not implemented */
4541 spr_register(env, SPR_Exxx_ALTCTXCR, "ALTCTXCR",
4542 SPR_NOACCESS, SPR_NOACCESS,
4543 &spr_read_generic, &spr_write_generic,
4544 0x00000000);
4545 /* XXX : not implemented */
4546 spr_register(env, SPR_Exxx_BUCSR, "BUCSR",
4547 SPR_NOACCESS, SPR_NOACCESS,
4548 &spr_read_generic, &spr_write_generic,
4549 0x00000000);
4550 /* XXX : not implemented */
4551 spr_register(env, SPR_Exxx_CTXCR, "CTXCR",
4552 SPR_NOACCESS, SPR_NOACCESS,
4553 &spr_read_generic, &spr_write_generic,
4554 0x00000000);
4555 /* XXX : not implemented */
4556 spr_register(env, SPR_Exxx_DBCNT, "DBCNT",
4557 SPR_NOACCESS, SPR_NOACCESS,
4558 &spr_read_generic, &spr_write_generic,
4559 0x00000000);
4560 /* XXX : not implemented */
4561 spr_register(env, SPR_Exxx_DBCR3, "DBCR3",
4562 SPR_NOACCESS, SPR_NOACCESS,
4563 &spr_read_generic, &spr_write_generic,
4564 0x00000000);
4565 /* XXX : not implemented */
4566 spr_register(env, SPR_Exxx_L1CFG0, "L1CFG0",
4567 &spr_read_generic, SPR_NOACCESS,
4568 &spr_read_generic, SPR_NOACCESS,
4569 0x00000000);
4570 /* XXX : not implemented */
4571 spr_register(env, SPR_Exxx_L1CSR0, "L1CSR0",
4572 SPR_NOACCESS, SPR_NOACCESS,
4573 &spr_read_generic, &spr_write_generic,
4574 0x00000000);
4575 /* XXX : not implemented */
4576 spr_register(env, SPR_Exxx_L1FINV0, "L1FINV0",
4577 SPR_NOACCESS, SPR_NOACCESS,
4578 &spr_read_generic, &spr_write_generic,
4579 0x00000000);
4580 /* XXX : not implemented */
4581 spr_register(env, SPR_BOOKE_TLB0CFG, "TLB0CFG",
4582 SPR_NOACCESS, SPR_NOACCESS,
4583 &spr_read_generic, &spr_write_generic,
4584 0x00000000);
4585 /* XXX : not implemented */
4586 spr_register(env, SPR_BOOKE_TLB1CFG, "TLB1CFG",
4587 SPR_NOACCESS, SPR_NOACCESS,
4588 &spr_read_generic, &spr_write_generic,
4589 0x00000000);
4590 /* XXX : not implemented */
4591 spr_register(env, SPR_BOOKE_IAC3, "IAC3",
4592 SPR_NOACCESS, SPR_NOACCESS,
4593 &spr_read_generic, &spr_write_generic,
4594 0x00000000);
4595 /* XXX : not implemented */
4596 spr_register(env, SPR_BOOKE_IAC4, "IAC4",
4597 SPR_NOACCESS, SPR_NOACCESS,
4598 &spr_read_generic, &spr_write_generic,
4599 0x00000000);
4600 /* XXX : not implemented */
4601 spr_register(env, SPR_MMUCSR0, "MMUCSR0",
4602 SPR_NOACCESS, SPR_NOACCESS,
4603 &spr_read_generic, &spr_write_generic,
4604 0x00000000); /* TOFIX */
4605 spr_register(env, SPR_BOOKE_DSRR0, "DSRR0",
4606 SPR_NOACCESS, SPR_NOACCESS,
4607 &spr_read_generic, &spr_write_generic,
4608 0x00000000);
4609 spr_register(env, SPR_BOOKE_DSRR1, "DSRR1",
4610 SPR_NOACCESS, SPR_NOACCESS,
4611 &spr_read_generic, &spr_write_generic,
4612 0x00000000);
4613 #if !defined(CONFIG_USER_ONLY)
4614 env->nb_tlb = 64;
4615 env->nb_ways = 1;
4616 env->id_tlbs = 0;
4617 env->tlb_type = TLB_EMB;
4618 #endif
4619 init_excp_e200(env, 0xFFFF0000UL);
4620 env->dcache_line_size = 32;
4621 env->icache_line_size = 32;
4622 /* XXX: TODO: allocate internal IRQ controller */
4623 }
4624
POWERPC_FAMILY(e200)4625 POWERPC_FAMILY(e200)(ObjectClass *oc, void *data)
4626 {
4627 DeviceClass *dc = DEVICE_CLASS(oc);
4628 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4629
4630 dc->desc = "e200 core";
4631 pcc->init_proc = init_proc_e200;
4632 pcc->check_pow = check_pow_hid0;
4633 /*
4634 * XXX: unimplemented instructions:
4635 * dcblc
4636 * dcbtlst
4637 * dcbtstls
4638 * icblc
4639 * icbtls
4640 * tlbivax
4641 * all SPE multiply-accumulate instructions
4642 */
4643 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL |
4644 PPC_SPE | PPC_SPE_SINGLE |
4645 PPC_WRTEE | PPC_RFDI |
4646 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
4647 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
4648 PPC_MEM_TLBSYNC | PPC_TLBIVAX |
4649 PPC_BOOKE;
4650 pcc->msr_mask = (1ull << MSR_UCLE) |
4651 (1ull << MSR_SPE) |
4652 (1ull << MSR_POW) |
4653 (1ull << MSR_CE) |
4654 (1ull << MSR_EE) |
4655 (1ull << MSR_PR) |
4656 (1ull << MSR_FP) |
4657 (1ull << MSR_ME) |
4658 (1ull << MSR_FE0) |
4659 (1ull << MSR_DWE) |
4660 (1ull << MSR_DE) |
4661 (1ull << MSR_FE1) |
4662 (1ull << MSR_IR) |
4663 (1ull << MSR_DR);
4664 pcc->mmu_model = POWERPC_MMU_BOOKE206;
4665 pcc->excp_model = POWERPC_EXCP_BOOKE;
4666 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
4667 pcc->bfd_mach = bfd_mach_ppc_860;
4668 pcc->flags = POWERPC_FLAG_SPE | POWERPC_FLAG_CE |
4669 POWERPC_FLAG_UBLE | POWERPC_FLAG_DE |
4670 POWERPC_FLAG_BUS_CLK;
4671 }
4672
init_proc_e300(CPUPPCState * env)4673 static void init_proc_e300(CPUPPCState *env)
4674 {
4675 gen_spr_ne_601(env);
4676 gen_spr_sdr1(env);
4677 gen_spr_603(env);
4678 /* Time base */
4679 gen_tbl(env);
4680 /* hardware implementation registers */
4681 /* XXX : not implemented */
4682 spr_register(env, SPR_HID0, "HID0",
4683 SPR_NOACCESS, SPR_NOACCESS,
4684 &spr_read_generic, &spr_write_generic,
4685 0x00000000);
4686 /* XXX : not implemented */
4687 spr_register(env, SPR_HID1, "HID1",
4688 SPR_NOACCESS, SPR_NOACCESS,
4689 &spr_read_generic, &spr_write_generic,
4690 0x00000000);
4691 /* XXX : not implemented */
4692 spr_register(env, SPR_HID2, "HID2",
4693 SPR_NOACCESS, SPR_NOACCESS,
4694 &spr_read_generic, &spr_write_generic,
4695 0x00000000);
4696 /* Breakpoints */
4697 /* XXX : not implemented */
4698 spr_register(env, SPR_DABR, "DABR",
4699 SPR_NOACCESS, SPR_NOACCESS,
4700 &spr_read_generic, &spr_write_generic,
4701 0x00000000);
4702 /* XXX : not implemented */
4703 spr_register(env, SPR_DABR2, "DABR2",
4704 SPR_NOACCESS, SPR_NOACCESS,
4705 &spr_read_generic, &spr_write_generic,
4706 0x00000000);
4707 /* XXX : not implemented */
4708 spr_register(env, SPR_IABR2, "IABR2",
4709 SPR_NOACCESS, SPR_NOACCESS,
4710 &spr_read_generic, &spr_write_generic,
4711 0x00000000);
4712 /* XXX : not implemented */
4713 spr_register(env, SPR_IBCR, "IBCR",
4714 SPR_NOACCESS, SPR_NOACCESS,
4715 &spr_read_generic, &spr_write_generic,
4716 0x00000000);
4717 /* XXX : not implemented */
4718 spr_register(env, SPR_DBCR, "DBCR",
4719 SPR_NOACCESS, SPR_NOACCESS,
4720 &spr_read_generic, &spr_write_generic,
4721 0x00000000);
4722 /* Memory management */
4723 gen_low_BATs(env);
4724 gen_high_BATs(env);
4725 gen_6xx_7xx_soft_tlb(env, 64, 2);
4726 init_excp_603(env);
4727 env->dcache_line_size = 32;
4728 env->icache_line_size = 32;
4729 /* Allocate hardware IRQ controller */
4730 ppc6xx_irq_init(env_archcpu(env));
4731 }
4732
POWERPC_FAMILY(e300)4733 POWERPC_FAMILY(e300)(ObjectClass *oc, void *data)
4734 {
4735 DeviceClass *dc = DEVICE_CLASS(oc);
4736 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
4737
4738 dc->desc = "e300 core";
4739 pcc->init_proc = init_proc_e300;
4740 pcc->check_pow = check_pow_hid0;
4741 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
4742 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
4743 PPC_FLOAT_STFIWX |
4744 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
4745 PPC_MEM_SYNC | PPC_MEM_EIEIO |
4746 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
4747 PPC_SEGMENT | PPC_EXTERN;
4748 pcc->msr_mask = (1ull << MSR_POW) |
4749 (1ull << MSR_TGPR) |
4750 (1ull << MSR_ILE) |
4751 (1ull << MSR_EE) |
4752 (1ull << MSR_PR) |
4753 (1ull << MSR_FP) |
4754 (1ull << MSR_ME) |
4755 (1ull << MSR_FE0) |
4756 (1ull << MSR_SE) |
4757 (1ull << MSR_DE) |
4758 (1ull << MSR_FE1) |
4759 (1ull << MSR_AL) |
4760 (1ull << MSR_EP) |
4761 (1ull << MSR_IR) |
4762 (1ull << MSR_DR) |
4763 (1ull << MSR_RI) |
4764 (1ull << MSR_LE);
4765 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
4766 pcc->excp_model = POWERPC_EXCP_603;
4767 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
4768 pcc->bfd_mach = bfd_mach_ppc_603;
4769 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
4770 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
4771 }
4772
4773 #if !defined(CONFIG_USER_ONLY)
spr_write_mas73(DisasContext * ctx,int sprn,int gprn)4774 static void spr_write_mas73(DisasContext *ctx, int sprn, int gprn)
4775 {
4776 TCGv val = tcg_temp_new();
4777 tcg_gen_ext32u_tl(val, cpu_gpr[gprn]);
4778 gen_store_spr(SPR_BOOKE_MAS3, val);
4779 tcg_gen_shri_tl(val, cpu_gpr[gprn], 32);
4780 gen_store_spr(SPR_BOOKE_MAS7, val);
4781 tcg_temp_free(val);
4782 }
4783
spr_read_mas73(DisasContext * ctx,int gprn,int sprn)4784 static void spr_read_mas73(DisasContext *ctx, int gprn, int sprn)
4785 {
4786 TCGv mas7 = tcg_temp_new();
4787 TCGv mas3 = tcg_temp_new();
4788 gen_load_spr(mas7, SPR_BOOKE_MAS7);
4789 tcg_gen_shli_tl(mas7, mas7, 32);
4790 gen_load_spr(mas3, SPR_BOOKE_MAS3);
4791 tcg_gen_or_tl(cpu_gpr[gprn], mas3, mas7);
4792 tcg_temp_free(mas3);
4793 tcg_temp_free(mas7);
4794 }
4795
4796 #endif
4797
4798 enum fsl_e500_version {
4799 fsl_e500v1,
4800 fsl_e500v2,
4801 fsl_e500mc,
4802 fsl_e5500,
4803 fsl_e6500,
4804 };
4805
init_proc_e500(CPUPPCState * env,int version)4806 static void init_proc_e500(CPUPPCState *env, int version)
4807 {
4808 uint32_t tlbncfg[2];
4809 uint64_t ivor_mask;
4810 uint64_t ivpr_mask = 0xFFFF0000ULL;
4811 uint32_t l1cfg0 = 0x3800 /* 8 ways */
4812 | 0x0020; /* 32 kb */
4813 uint32_t l1cfg1 = 0x3800 /* 8 ways */
4814 | 0x0020; /* 32 kb */
4815 uint32_t mmucfg = 0;
4816 #if !defined(CONFIG_USER_ONLY)
4817 int i;
4818 #endif
4819
4820 /* Time base */
4821 gen_tbl(env);
4822 /*
4823 * XXX The e500 doesn't implement IVOR7 and IVOR9, but doesn't
4824 * complain when accessing them.
4825 * gen_spr_BookE(env, 0x0000000F0000FD7FULL);
4826 */
4827 switch (version) {
4828 case fsl_e500v1:
4829 case fsl_e500v2:
4830 default:
4831 ivor_mask = 0x0000000F0000FFFFULL;
4832 break;
4833 case fsl_e500mc:
4834 case fsl_e5500:
4835 ivor_mask = 0x000003FE0000FFFFULL;
4836 break;
4837 case fsl_e6500:
4838 ivor_mask = 0x000003FF0000FFFFULL;
4839 break;
4840 }
4841 gen_spr_BookE(env, ivor_mask);
4842 gen_spr_usprg3(env);
4843 /* Processor identification */
4844 spr_register(env, SPR_BOOKE_PIR, "PIR",
4845 SPR_NOACCESS, SPR_NOACCESS,
4846 &spr_read_generic, &spr_write_pir,
4847 0x00000000);
4848 /* XXX : not implemented */
4849 spr_register(env, SPR_BOOKE_SPEFSCR, "SPEFSCR",
4850 &spr_read_spefscr, &spr_write_spefscr,
4851 &spr_read_spefscr, &spr_write_spefscr,
4852 0x00000000);
4853 #if !defined(CONFIG_USER_ONLY)
4854 /* Memory management */
4855 env->nb_pids = 3;
4856 env->nb_ways = 2;
4857 env->id_tlbs = 0;
4858 switch (version) {
4859 case fsl_e500v1:
4860 tlbncfg[0] = gen_tlbncfg(2, 1, 1, 0, 256);
4861 tlbncfg[1] = gen_tlbncfg(16, 1, 9, TLBnCFG_AVAIL | TLBnCFG_IPROT, 16);
4862 break;
4863 case fsl_e500v2:
4864 tlbncfg[0] = gen_tlbncfg(4, 1, 1, 0, 512);
4865 tlbncfg[1] = gen_tlbncfg(16, 1, 12, TLBnCFG_AVAIL | TLBnCFG_IPROT, 16);
4866 break;
4867 case fsl_e500mc:
4868 case fsl_e5500:
4869 tlbncfg[0] = gen_tlbncfg(4, 1, 1, 0, 512);
4870 tlbncfg[1] = gen_tlbncfg(64, 1, 12, TLBnCFG_AVAIL | TLBnCFG_IPROT, 64);
4871 break;
4872 case fsl_e6500:
4873 mmucfg = 0x6510B45;
4874 env->nb_pids = 1;
4875 tlbncfg[0] = 0x08052400;
4876 tlbncfg[1] = 0x40028040;
4877 break;
4878 default:
4879 cpu_abort(env_cpu(env), "Unknown CPU: " TARGET_FMT_lx "\n",
4880 env->spr[SPR_PVR]);
4881 }
4882 #endif
4883 /* Cache sizes */
4884 switch (version) {
4885 case fsl_e500v1:
4886 case fsl_e500v2:
4887 env->dcache_line_size = 32;
4888 env->icache_line_size = 32;
4889 break;
4890 case fsl_e500mc:
4891 case fsl_e5500:
4892 env->dcache_line_size = 64;
4893 env->icache_line_size = 64;
4894 l1cfg0 |= 0x1000000; /* 64 byte cache block size */
4895 l1cfg1 |= 0x1000000; /* 64 byte cache block size */
4896 break;
4897 case fsl_e6500:
4898 env->dcache_line_size = 32;
4899 env->icache_line_size = 32;
4900 l1cfg0 |= 0x0F83820;
4901 l1cfg1 |= 0x0B83820;
4902 break;
4903 default:
4904 cpu_abort(env_cpu(env), "Unknown CPU: " TARGET_FMT_lx "\n",
4905 env->spr[SPR_PVR]);
4906 }
4907 gen_spr_BookE206(env, 0x000000DF, tlbncfg, mmucfg);
4908 /* XXX : not implemented */
4909 spr_register(env, SPR_HID0, "HID0",
4910 SPR_NOACCESS, SPR_NOACCESS,
4911 &spr_read_generic, &spr_write_generic,
4912 0x00000000);
4913 /* XXX : not implemented */
4914 spr_register(env, SPR_HID1, "HID1",
4915 SPR_NOACCESS, SPR_NOACCESS,
4916 &spr_read_generic, &spr_write_generic,
4917 0x00000000);
4918 /* XXX : not implemented */
4919 spr_register(env, SPR_Exxx_BBEAR, "BBEAR",
4920 SPR_NOACCESS, SPR_NOACCESS,
4921 &spr_read_generic, &spr_write_generic,
4922 0x00000000);
4923 /* XXX : not implemented */
4924 spr_register(env, SPR_Exxx_BBTAR, "BBTAR",
4925 SPR_NOACCESS, SPR_NOACCESS,
4926 &spr_read_generic, &spr_write_generic,
4927 0x00000000);
4928 /* XXX : not implemented */
4929 spr_register(env, SPR_Exxx_MCAR, "MCAR",
4930 SPR_NOACCESS, SPR_NOACCESS,
4931 &spr_read_generic, &spr_write_generic,
4932 0x00000000);
4933 /* XXX : not implemented */
4934 spr_register(env, SPR_BOOKE_MCSR, "MCSR",
4935 SPR_NOACCESS, SPR_NOACCESS,
4936 &spr_read_generic, &spr_write_generic,
4937 0x00000000);
4938 /* XXX : not implemented */
4939 spr_register(env, SPR_Exxx_NPIDR, "NPIDR",
4940 SPR_NOACCESS, SPR_NOACCESS,
4941 &spr_read_generic, &spr_write_generic,
4942 0x00000000);
4943 /* XXX : not implemented */
4944 spr_register(env, SPR_Exxx_BUCSR, "BUCSR",
4945 SPR_NOACCESS, SPR_NOACCESS,
4946 &spr_read_generic, &spr_write_generic,
4947 0x00000000);
4948 /* XXX : not implemented */
4949 spr_register(env, SPR_Exxx_L1CFG0, "L1CFG0",
4950 &spr_read_generic, SPR_NOACCESS,
4951 &spr_read_generic, SPR_NOACCESS,
4952 l1cfg0);
4953 spr_register(env, SPR_Exxx_L1CFG1, "L1CFG1",
4954 &spr_read_generic, SPR_NOACCESS,
4955 &spr_read_generic, SPR_NOACCESS,
4956 l1cfg1);
4957 spr_register(env, SPR_Exxx_L1CSR0, "L1CSR0",
4958 SPR_NOACCESS, SPR_NOACCESS,
4959 &spr_read_generic, &spr_write_e500_l1csr0,
4960 0x00000000);
4961 spr_register(env, SPR_Exxx_L1CSR1, "L1CSR1",
4962 SPR_NOACCESS, SPR_NOACCESS,
4963 &spr_read_generic, &spr_write_e500_l1csr1,
4964 0x00000000);
4965 spr_register(env, SPR_BOOKE_MCSRR0, "MCSRR0",
4966 SPR_NOACCESS, SPR_NOACCESS,
4967 &spr_read_generic, &spr_write_generic,
4968 0x00000000);
4969 spr_register(env, SPR_BOOKE_MCSRR1, "MCSRR1",
4970 SPR_NOACCESS, SPR_NOACCESS,
4971 &spr_read_generic, &spr_write_generic,
4972 0x00000000);
4973 spr_register(env, SPR_MMUCSR0, "MMUCSR0",
4974 SPR_NOACCESS, SPR_NOACCESS,
4975 &spr_read_generic, &spr_write_booke206_mmucsr0,
4976 0x00000000);
4977 spr_register(env, SPR_BOOKE_EPR, "EPR",
4978 SPR_NOACCESS, SPR_NOACCESS,
4979 &spr_read_generic, SPR_NOACCESS,
4980 0x00000000);
4981 /* XXX better abstract into Emb.xxx features */
4982 if ((version == fsl_e5500) || (version == fsl_e6500)) {
4983 spr_register(env, SPR_BOOKE_EPCR, "EPCR",
4984 SPR_NOACCESS, SPR_NOACCESS,
4985 &spr_read_generic, &spr_write_generic,
4986 0x00000000);
4987 spr_register(env, SPR_BOOKE_MAS7_MAS3, "MAS7_MAS3",
4988 SPR_NOACCESS, SPR_NOACCESS,
4989 &spr_read_mas73, &spr_write_mas73,
4990 0x00000000);
4991 ivpr_mask = (target_ulong)~0xFFFFULL;
4992 }
4993
4994 if (version == fsl_e6500) {
4995 /* Thread identification */
4996 spr_register(env, SPR_TIR, "TIR",
4997 SPR_NOACCESS, SPR_NOACCESS,
4998 &spr_read_generic, SPR_NOACCESS,
4999 0x00000000);
5000 spr_register(env, SPR_BOOKE_TLB0PS, "TLB0PS",
5001 SPR_NOACCESS, SPR_NOACCESS,
5002 &spr_read_generic, SPR_NOACCESS,
5003 0x00000004);
5004 spr_register(env, SPR_BOOKE_TLB1PS, "TLB1PS",
5005 SPR_NOACCESS, SPR_NOACCESS,
5006 &spr_read_generic, SPR_NOACCESS,
5007 0x7FFFFFFC);
5008 }
5009
5010 #if !defined(CONFIG_USER_ONLY)
5011 env->nb_tlb = 0;
5012 env->tlb_type = TLB_MAS;
5013 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
5014 env->nb_tlb += booke206_tlb_size(env, i);
5015 }
5016 #endif
5017
5018 init_excp_e200(env, ivpr_mask);
5019 /* Allocate hardware IRQ controller */
5020 ppce500_irq_init(env_archcpu(env));
5021 }
5022
init_proc_e500v1(CPUPPCState * env)5023 static void init_proc_e500v1(CPUPPCState *env)
5024 {
5025 init_proc_e500(env, fsl_e500v1);
5026 }
5027
POWERPC_FAMILY(e500v1)5028 POWERPC_FAMILY(e500v1)(ObjectClass *oc, void *data)
5029 {
5030 DeviceClass *dc = DEVICE_CLASS(oc);
5031 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5032
5033 dc->desc = "e500v1 core";
5034 pcc->init_proc = init_proc_e500v1;
5035 pcc->check_pow = check_pow_hid0;
5036 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL |
5037 PPC_SPE | PPC_SPE_SINGLE |
5038 PPC_WRTEE | PPC_RFDI |
5039 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
5040 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
5041 PPC_MEM_TLBSYNC | PPC_TLBIVAX | PPC_MEM_SYNC;
5042 pcc->insns_flags2 = PPC2_BOOKE206;
5043 pcc->msr_mask = (1ull << MSR_UCLE) |
5044 (1ull << MSR_SPE) |
5045 (1ull << MSR_POW) |
5046 (1ull << MSR_CE) |
5047 (1ull << MSR_EE) |
5048 (1ull << MSR_PR) |
5049 (1ull << MSR_FP) |
5050 (1ull << MSR_ME) |
5051 (1ull << MSR_FE0) |
5052 (1ull << MSR_DWE) |
5053 (1ull << MSR_DE) |
5054 (1ull << MSR_FE1) |
5055 (1ull << MSR_IR) |
5056 (1ull << MSR_DR);
5057 pcc->mmu_model = POWERPC_MMU_BOOKE206;
5058 pcc->excp_model = POWERPC_EXCP_BOOKE;
5059 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
5060 pcc->bfd_mach = bfd_mach_ppc_860;
5061 pcc->flags = POWERPC_FLAG_SPE | POWERPC_FLAG_CE |
5062 POWERPC_FLAG_UBLE | POWERPC_FLAG_DE |
5063 POWERPC_FLAG_BUS_CLK;
5064 }
5065
init_proc_e500v2(CPUPPCState * env)5066 static void init_proc_e500v2(CPUPPCState *env)
5067 {
5068 init_proc_e500(env, fsl_e500v2);
5069 }
5070
POWERPC_FAMILY(e500v2)5071 POWERPC_FAMILY(e500v2)(ObjectClass *oc, void *data)
5072 {
5073 DeviceClass *dc = DEVICE_CLASS(oc);
5074 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5075
5076 dc->desc = "e500v2 core";
5077 pcc->init_proc = init_proc_e500v2;
5078 pcc->check_pow = check_pow_hid0;
5079 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL |
5080 PPC_SPE | PPC_SPE_SINGLE | PPC_SPE_DOUBLE |
5081 PPC_WRTEE | PPC_RFDI |
5082 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
5083 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
5084 PPC_MEM_TLBSYNC | PPC_TLBIVAX | PPC_MEM_SYNC;
5085 pcc->insns_flags2 = PPC2_BOOKE206;
5086 pcc->msr_mask = (1ull << MSR_UCLE) |
5087 (1ull << MSR_SPE) |
5088 (1ull << MSR_POW) |
5089 (1ull << MSR_CE) |
5090 (1ull << MSR_EE) |
5091 (1ull << MSR_PR) |
5092 (1ull << MSR_FP) |
5093 (1ull << MSR_ME) |
5094 (1ull << MSR_FE0) |
5095 (1ull << MSR_DWE) |
5096 (1ull << MSR_DE) |
5097 (1ull << MSR_FE1) |
5098 (1ull << MSR_IR) |
5099 (1ull << MSR_DR);
5100 pcc->mmu_model = POWERPC_MMU_BOOKE206;
5101 pcc->excp_model = POWERPC_EXCP_BOOKE;
5102 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
5103 pcc->bfd_mach = bfd_mach_ppc_860;
5104 pcc->flags = POWERPC_FLAG_SPE | POWERPC_FLAG_CE |
5105 POWERPC_FLAG_UBLE | POWERPC_FLAG_DE |
5106 POWERPC_FLAG_BUS_CLK;
5107 }
5108
init_proc_e500mc(CPUPPCState * env)5109 static void init_proc_e500mc(CPUPPCState *env)
5110 {
5111 init_proc_e500(env, fsl_e500mc);
5112 }
5113
POWERPC_FAMILY(e500mc)5114 POWERPC_FAMILY(e500mc)(ObjectClass *oc, void *data)
5115 {
5116 DeviceClass *dc = DEVICE_CLASS(oc);
5117 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5118
5119 dc->desc = "e500mc core";
5120 pcc->init_proc = init_proc_e500mc;
5121 pcc->check_pow = check_pow_none;
5122 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_MFTB |
5123 PPC_WRTEE | PPC_RFDI | PPC_RFMCI |
5124 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
5125 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
5126 PPC_FLOAT | PPC_FLOAT_FRES |
5127 PPC_FLOAT_FRSQRTE | PPC_FLOAT_FSEL |
5128 PPC_FLOAT_STFIWX | PPC_WAIT |
5129 PPC_MEM_TLBSYNC | PPC_TLBIVAX | PPC_MEM_SYNC;
5130 pcc->insns_flags2 = PPC2_BOOKE206 | PPC2_PRCNTL;
5131 pcc->msr_mask = (1ull << MSR_GS) |
5132 (1ull << MSR_UCLE) |
5133 (1ull << MSR_CE) |
5134 (1ull << MSR_EE) |
5135 (1ull << MSR_PR) |
5136 (1ull << MSR_FP) |
5137 (1ull << MSR_ME) |
5138 (1ull << MSR_FE0) |
5139 (1ull << MSR_DE) |
5140 (1ull << MSR_FE1) |
5141 (1ull << MSR_IR) |
5142 (1ull << MSR_DR) |
5143 (1ull << MSR_PX) |
5144 (1ull << MSR_RI);
5145 pcc->mmu_model = POWERPC_MMU_BOOKE206;
5146 pcc->excp_model = POWERPC_EXCP_BOOKE;
5147 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
5148 /* FIXME: figure out the correct flag for e500mc */
5149 pcc->bfd_mach = bfd_mach_ppc_e500;
5150 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
5151 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5152 }
5153
5154 #ifdef TARGET_PPC64
init_proc_e5500(CPUPPCState * env)5155 static void init_proc_e5500(CPUPPCState *env)
5156 {
5157 init_proc_e500(env, fsl_e5500);
5158 }
5159
POWERPC_FAMILY(e5500)5160 POWERPC_FAMILY(e5500)(ObjectClass *oc, void *data)
5161 {
5162 DeviceClass *dc = DEVICE_CLASS(oc);
5163 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5164
5165 dc->desc = "e5500 core";
5166 pcc->init_proc = init_proc_e5500;
5167 pcc->check_pow = check_pow_none;
5168 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_MFTB |
5169 PPC_WRTEE | PPC_RFDI | PPC_RFMCI |
5170 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
5171 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
5172 PPC_FLOAT | PPC_FLOAT_FRES |
5173 PPC_FLOAT_FRSQRTE | PPC_FLOAT_FSEL |
5174 PPC_FLOAT_STFIWX | PPC_WAIT |
5175 PPC_MEM_TLBSYNC | PPC_TLBIVAX | PPC_MEM_SYNC |
5176 PPC_64B | PPC_POPCNTB | PPC_POPCNTWD;
5177 pcc->insns_flags2 = PPC2_BOOKE206 | PPC2_PRCNTL | PPC2_PERM_ISA206 | \
5178 PPC2_FP_CVT_S64;
5179 pcc->msr_mask = (1ull << MSR_CM) |
5180 (1ull << MSR_GS) |
5181 (1ull << MSR_UCLE) |
5182 (1ull << MSR_CE) |
5183 (1ull << MSR_EE) |
5184 (1ull << MSR_PR) |
5185 (1ull << MSR_FP) |
5186 (1ull << MSR_ME) |
5187 (1ull << MSR_FE0) |
5188 (1ull << MSR_DE) |
5189 (1ull << MSR_FE1) |
5190 (1ull << MSR_IR) |
5191 (1ull << MSR_DR) |
5192 (1ull << MSR_PX) |
5193 (1ull << MSR_RI);
5194 pcc->mmu_model = POWERPC_MMU_BOOKE206;
5195 pcc->excp_model = POWERPC_EXCP_BOOKE;
5196 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
5197 /* FIXME: figure out the correct flag for e5500 */
5198 pcc->bfd_mach = bfd_mach_ppc_e500;
5199 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
5200 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5201 }
5202
init_proc_e6500(CPUPPCState * env)5203 static void init_proc_e6500(CPUPPCState *env)
5204 {
5205 init_proc_e500(env, fsl_e6500);
5206 }
5207
POWERPC_FAMILY(e6500)5208 POWERPC_FAMILY(e6500)(ObjectClass *oc, void *data)
5209 {
5210 DeviceClass *dc = DEVICE_CLASS(oc);
5211 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5212
5213 dc->desc = "e6500 core";
5214 pcc->init_proc = init_proc_e6500;
5215 pcc->check_pow = check_pow_none;
5216 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_MFTB |
5217 PPC_WRTEE | PPC_RFDI | PPC_RFMCI |
5218 PPC_CACHE | PPC_CACHE_LOCK | PPC_CACHE_ICBI |
5219 PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
5220 PPC_FLOAT | PPC_FLOAT_FRES |
5221 PPC_FLOAT_FRSQRTE | PPC_FLOAT_FSEL |
5222 PPC_FLOAT_STFIWX | PPC_WAIT |
5223 PPC_MEM_TLBSYNC | PPC_TLBIVAX | PPC_MEM_SYNC |
5224 PPC_64B | PPC_POPCNTB | PPC_POPCNTWD | PPC_ALTIVEC;
5225 pcc->insns_flags2 = PPC2_BOOKE206 | PPC2_PRCNTL | PPC2_PERM_ISA206 | \
5226 PPC2_FP_CVT_S64 | PPC2_ATOMIC_ISA206;
5227 pcc->msr_mask = (1ull << MSR_CM) |
5228 (1ull << MSR_GS) |
5229 (1ull << MSR_UCLE) |
5230 (1ull << MSR_CE) |
5231 (1ull << MSR_EE) |
5232 (1ull << MSR_PR) |
5233 (1ull << MSR_FP) |
5234 (1ull << MSR_ME) |
5235 (1ull << MSR_FE0) |
5236 (1ull << MSR_DE) |
5237 (1ull << MSR_FE1) |
5238 (1ull << MSR_IS) |
5239 (1ull << MSR_DS) |
5240 (1ull << MSR_PX) |
5241 (1ull << MSR_RI) |
5242 (1ull << MSR_VR);
5243 pcc->mmu_model = POWERPC_MMU_BOOKE206;
5244 pcc->excp_model = POWERPC_EXCP_BOOKE;
5245 pcc->bus_model = PPC_FLAGS_INPUT_BookE;
5246 pcc->bfd_mach = bfd_mach_ppc_e500;
5247 pcc->flags = POWERPC_FLAG_CE | POWERPC_FLAG_DE |
5248 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_VRE;
5249 }
5250
5251 #endif
5252
5253 /* Non-embedded PowerPC */
5254
5255 #define POWERPC_MSRR_601 (0x0000000000001040ULL)
5256
init_proc_601(CPUPPCState * env)5257 static void init_proc_601(CPUPPCState *env)
5258 {
5259 gen_spr_ne_601(env);
5260 gen_spr_sdr1(env);
5261 gen_spr_601(env);
5262 /* Hardware implementation registers */
5263 /* XXX : not implemented */
5264 spr_register(env, SPR_HID0, "HID0",
5265 SPR_NOACCESS, SPR_NOACCESS,
5266 &spr_read_generic, &spr_write_hid0_601,
5267 0x80010080);
5268 /* XXX : not implemented */
5269 spr_register(env, SPR_HID1, "HID1",
5270 SPR_NOACCESS, SPR_NOACCESS,
5271 &spr_read_generic, &spr_write_generic,
5272 0x00000000);
5273 /* XXX : not implemented */
5274 spr_register(env, SPR_601_HID2, "HID2",
5275 SPR_NOACCESS, SPR_NOACCESS,
5276 &spr_read_generic, &spr_write_generic,
5277 0x00000000);
5278 /* XXX : not implemented */
5279 spr_register(env, SPR_601_HID5, "HID5",
5280 SPR_NOACCESS, SPR_NOACCESS,
5281 &spr_read_generic, &spr_write_generic,
5282 0x00000000);
5283 /* Memory management */
5284 init_excp_601(env);
5285 /*
5286 * XXX: beware that dcache line size is 64
5287 * but dcbz uses 32 bytes "sectors"
5288 * XXX: this breaks clcs instruction !
5289 */
5290 env->dcache_line_size = 32;
5291 env->icache_line_size = 64;
5292 /* Allocate hardware IRQ controller */
5293 ppc6xx_irq_init(env_archcpu(env));
5294 }
5295
5296 POWERPC_FAMILY(601)(ObjectClass *oc, void *data)
5297 {
5298 DeviceClass *dc = DEVICE_CLASS(oc);
5299 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5300
5301 dc->desc = "PowerPC 601";
5302 pcc->init_proc = init_proc_601;
5303 pcc->check_pow = check_pow_none;
5304 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_POWER_BR |
5305 PPC_FLOAT |
5306 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5307 PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE |
5308 PPC_SEGMENT | PPC_EXTERN;
5309 pcc->msr_mask = (1ull << MSR_EE) |
5310 (1ull << MSR_PR) |
5311 (1ull << MSR_FP) |
5312 (1ull << MSR_ME) |
5313 (1ull << MSR_FE0) |
5314 (1ull << MSR_SE) |
5315 (1ull << MSR_FE1) |
5316 (1ull << MSR_EP) |
5317 (1ull << MSR_IR) |
5318 (1ull << MSR_DR);
5319 pcc->mmu_model = POWERPC_MMU_601;
5320 #if defined(CONFIG_SOFTMMU)
5321 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5322 #endif
5323 pcc->excp_model = POWERPC_EXCP_601;
5324 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5325 pcc->bfd_mach = bfd_mach_ppc_601;
5326 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_RTC_CLK;
5327 }
5328
5329 #define POWERPC_MSRR_601v (0x0000000000001040ULL)
5330
init_proc_601v(CPUPPCState * env)5331 static void init_proc_601v(CPUPPCState *env)
5332 {
5333 init_proc_601(env);
5334 /* XXX : not implemented */
5335 spr_register(env, SPR_601_HID15, "HID15",
5336 SPR_NOACCESS, SPR_NOACCESS,
5337 &spr_read_generic, &spr_write_generic,
5338 0x00000000);
5339 }
5340
5341 POWERPC_FAMILY(601v)(ObjectClass *oc, void *data)
5342 {
5343 DeviceClass *dc = DEVICE_CLASS(oc);
5344 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5345
5346 dc->desc = "PowerPC 601v";
5347 pcc->init_proc = init_proc_601v;
5348 pcc->check_pow = check_pow_none;
5349 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_POWER_BR |
5350 PPC_FLOAT |
5351 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5352 PPC_MEM_SYNC | PPC_MEM_EIEIO | PPC_MEM_TLBIE |
5353 PPC_SEGMENT | PPC_EXTERN;
5354 pcc->msr_mask = (1ull << MSR_EE) |
5355 (1ull << MSR_PR) |
5356 (1ull << MSR_FP) |
5357 (1ull << MSR_ME) |
5358 (1ull << MSR_FE0) |
5359 (1ull << MSR_SE) |
5360 (1ull << MSR_FE1) |
5361 (1ull << MSR_EP) |
5362 (1ull << MSR_IR) |
5363 (1ull << MSR_DR);
5364 pcc->mmu_model = POWERPC_MMU_601;
5365 #if defined(CONFIG_SOFTMMU)
5366 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5367 #endif
5368 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5369 pcc->bfd_mach = bfd_mach_ppc_601;
5370 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_RTC_CLK;
5371 }
5372
init_proc_602(CPUPPCState * env)5373 static void init_proc_602(CPUPPCState *env)
5374 {
5375 gen_spr_ne_601(env);
5376 gen_spr_sdr1(env);
5377 gen_spr_602(env);
5378 /* Time base */
5379 gen_tbl(env);
5380 /* hardware implementation registers */
5381 /* XXX : not implemented */
5382 spr_register(env, SPR_HID0, "HID0",
5383 SPR_NOACCESS, SPR_NOACCESS,
5384 &spr_read_generic, &spr_write_generic,
5385 0x00000000);
5386 /* XXX : not implemented */
5387 spr_register(env, SPR_HID1, "HID1",
5388 SPR_NOACCESS, SPR_NOACCESS,
5389 &spr_read_generic, &spr_write_generic,
5390 0x00000000);
5391 /* Memory management */
5392 gen_low_BATs(env);
5393 gen_6xx_7xx_soft_tlb(env, 64, 2);
5394 init_excp_602(env);
5395 env->dcache_line_size = 32;
5396 env->icache_line_size = 32;
5397 /* Allocate hardware IRQ controller */
5398 ppc6xx_irq_init(env_archcpu(env));
5399 }
5400
5401 POWERPC_FAMILY(602)(ObjectClass *oc, void *data)
5402 {
5403 DeviceClass *dc = DEVICE_CLASS(oc);
5404 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5405
5406 dc->desc = "PowerPC 602";
5407 pcc->init_proc = init_proc_602;
5408 pcc->check_pow = check_pow_hid0;
5409 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5410 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5411 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5412 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5413 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5414 PPC_MEM_TLBIE | PPC_6xx_TLB | PPC_MEM_TLBSYNC |
5415 PPC_SEGMENT | PPC_602_SPEC;
5416 pcc->msr_mask = (1ull << MSR_VSX) |
5417 (1ull << MSR_SA) |
5418 (1ull << MSR_POW) |
5419 (1ull << MSR_TGPR) |
5420 (1ull << MSR_ILE) |
5421 (1ull << MSR_EE) |
5422 (1ull << MSR_PR) |
5423 (1ull << MSR_FP) |
5424 (1ull << MSR_ME) |
5425 (1ull << MSR_FE0) |
5426 (1ull << MSR_SE) |
5427 (1ull << MSR_DE) |
5428 (1ull << MSR_FE1) |
5429 (1ull << MSR_EP) |
5430 (1ull << MSR_IR) |
5431 (1ull << MSR_DR) |
5432 (1ull << MSR_RI) |
5433 (1ull << MSR_LE);
5434 /* XXX: 602 MMU is quite specific. Should add a special case */
5435 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
5436 pcc->excp_model = POWERPC_EXCP_602;
5437 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5438 pcc->bfd_mach = bfd_mach_ppc_602;
5439 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
5440 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
5441 }
5442
init_proc_603(CPUPPCState * env)5443 static void init_proc_603(CPUPPCState *env)
5444 {
5445 gen_spr_ne_601(env);
5446 gen_spr_sdr1(env);
5447 gen_spr_603(env);
5448 /* Time base */
5449 gen_tbl(env);
5450 /* hardware implementation registers */
5451 /* XXX : not implemented */
5452 spr_register(env, SPR_HID0, "HID0",
5453 SPR_NOACCESS, SPR_NOACCESS,
5454 &spr_read_generic, &spr_write_generic,
5455 0x00000000);
5456 /* XXX : not implemented */
5457 spr_register(env, SPR_HID1, "HID1",
5458 SPR_NOACCESS, SPR_NOACCESS,
5459 &spr_read_generic, &spr_write_generic,
5460 0x00000000);
5461 /* Memory management */
5462 gen_low_BATs(env);
5463 gen_6xx_7xx_soft_tlb(env, 64, 2);
5464 init_excp_603(env);
5465 env->dcache_line_size = 32;
5466 env->icache_line_size = 32;
5467 /* Allocate hardware IRQ controller */
5468 ppc6xx_irq_init(env_archcpu(env));
5469 }
5470
5471 POWERPC_FAMILY(603)(ObjectClass *oc, void *data)
5472 {
5473 DeviceClass *dc = DEVICE_CLASS(oc);
5474 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5475
5476 dc->desc = "PowerPC 603";
5477 pcc->init_proc = init_proc_603;
5478 pcc->check_pow = check_pow_hid0;
5479 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5480 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5481 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5482 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5483 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5484 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
5485 PPC_SEGMENT | PPC_EXTERN;
5486 pcc->msr_mask = (1ull << MSR_POW) |
5487 (1ull << MSR_TGPR) |
5488 (1ull << MSR_ILE) |
5489 (1ull << MSR_EE) |
5490 (1ull << MSR_PR) |
5491 (1ull << MSR_FP) |
5492 (1ull << MSR_ME) |
5493 (1ull << MSR_FE0) |
5494 (1ull << MSR_SE) |
5495 (1ull << MSR_DE) |
5496 (1ull << MSR_FE1) |
5497 (1ull << MSR_EP) |
5498 (1ull << MSR_IR) |
5499 (1ull << MSR_DR) |
5500 (1ull << MSR_RI) |
5501 (1ull << MSR_LE);
5502 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
5503 pcc->excp_model = POWERPC_EXCP_603;
5504 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5505 pcc->bfd_mach = bfd_mach_ppc_603;
5506 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
5507 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
5508 }
5509
init_proc_603E(CPUPPCState * env)5510 static void init_proc_603E(CPUPPCState *env)
5511 {
5512 gen_spr_ne_601(env);
5513 gen_spr_sdr1(env);
5514 gen_spr_603(env);
5515 /* Time base */
5516 gen_tbl(env);
5517 /* hardware implementation registers */
5518 /* XXX : not implemented */
5519 spr_register(env, SPR_HID0, "HID0",
5520 SPR_NOACCESS, SPR_NOACCESS,
5521 &spr_read_generic, &spr_write_generic,
5522 0x00000000);
5523 /* XXX : not implemented */
5524 spr_register(env, SPR_HID1, "HID1",
5525 SPR_NOACCESS, SPR_NOACCESS,
5526 &spr_read_generic, &spr_write_generic,
5527 0x00000000);
5528 /* Memory management */
5529 gen_low_BATs(env);
5530 gen_6xx_7xx_soft_tlb(env, 64, 2);
5531 init_excp_603(env);
5532 env->dcache_line_size = 32;
5533 env->icache_line_size = 32;
5534 /* Allocate hardware IRQ controller */
5535 ppc6xx_irq_init(env_archcpu(env));
5536 }
5537
5538 POWERPC_FAMILY(603E)(ObjectClass *oc, void *data)
5539 {
5540 DeviceClass *dc = DEVICE_CLASS(oc);
5541 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5542
5543 dc->desc = "PowerPC 603e";
5544 pcc->init_proc = init_proc_603E;
5545 pcc->check_pow = check_pow_hid0;
5546 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5547 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5548 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5549 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5550 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5551 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
5552 PPC_SEGMENT | PPC_EXTERN;
5553 pcc->msr_mask = (1ull << MSR_POW) |
5554 (1ull << MSR_TGPR) |
5555 (1ull << MSR_ILE) |
5556 (1ull << MSR_EE) |
5557 (1ull << MSR_PR) |
5558 (1ull << MSR_FP) |
5559 (1ull << MSR_ME) |
5560 (1ull << MSR_FE0) |
5561 (1ull << MSR_SE) |
5562 (1ull << MSR_DE) |
5563 (1ull << MSR_FE1) |
5564 (1ull << MSR_EP) |
5565 (1ull << MSR_IR) |
5566 (1ull << MSR_DR) |
5567 (1ull << MSR_RI) |
5568 (1ull << MSR_LE);
5569 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
5570 pcc->excp_model = POWERPC_EXCP_603E;
5571 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5572 pcc->bfd_mach = bfd_mach_ppc_ec603e;
5573 pcc->flags = POWERPC_FLAG_TGPR | POWERPC_FLAG_SE |
5574 POWERPC_FLAG_BE | POWERPC_FLAG_BUS_CLK;
5575 }
5576
init_proc_604(CPUPPCState * env)5577 static void init_proc_604(CPUPPCState *env)
5578 {
5579 gen_spr_ne_601(env);
5580 gen_spr_sdr1(env);
5581 gen_spr_604(env);
5582 /* Time base */
5583 gen_tbl(env);
5584 /* Hardware implementation registers */
5585 /* XXX : not implemented */
5586 spr_register(env, SPR_HID0, "HID0",
5587 SPR_NOACCESS, SPR_NOACCESS,
5588 &spr_read_generic, &spr_write_generic,
5589 0x00000000);
5590 /* Memory management */
5591 gen_low_BATs(env);
5592 init_excp_604(env);
5593 env->dcache_line_size = 32;
5594 env->icache_line_size = 32;
5595 /* Allocate hardware IRQ controller */
5596 ppc6xx_irq_init(env_archcpu(env));
5597 }
5598
5599 POWERPC_FAMILY(604)(ObjectClass *oc, void *data)
5600 {
5601 DeviceClass *dc = DEVICE_CLASS(oc);
5602 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5603
5604 dc->desc = "PowerPC 604";
5605 pcc->init_proc = init_proc_604;
5606 pcc->check_pow = check_pow_nocheck;
5607 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5608 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5609 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5610 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5611 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5612 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
5613 PPC_SEGMENT | PPC_EXTERN;
5614 pcc->msr_mask = (1ull << MSR_POW) |
5615 (1ull << MSR_ILE) |
5616 (1ull << MSR_EE) |
5617 (1ull << MSR_PR) |
5618 (1ull << MSR_FP) |
5619 (1ull << MSR_ME) |
5620 (1ull << MSR_FE0) |
5621 (1ull << MSR_SE) |
5622 (1ull << MSR_DE) |
5623 (1ull << MSR_FE1) |
5624 (1ull << MSR_EP) |
5625 (1ull << MSR_IR) |
5626 (1ull << MSR_DR) |
5627 (1ull << MSR_PMM) |
5628 (1ull << MSR_RI) |
5629 (1ull << MSR_LE);
5630 pcc->mmu_model = POWERPC_MMU_32B;
5631 #if defined(CONFIG_SOFTMMU)
5632 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5633 #endif
5634 pcc->excp_model = POWERPC_EXCP_604;
5635 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5636 pcc->bfd_mach = bfd_mach_ppc_604;
5637 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
5638 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5639 }
5640
init_proc_604E(CPUPPCState * env)5641 static void init_proc_604E(CPUPPCState *env)
5642 {
5643 gen_spr_ne_601(env);
5644 gen_spr_sdr1(env);
5645 gen_spr_604(env);
5646 /* XXX : not implemented */
5647 spr_register(env, SPR_7XX_MMCR1, "MMCR1",
5648 SPR_NOACCESS, SPR_NOACCESS,
5649 &spr_read_generic, &spr_write_generic,
5650 0x00000000);
5651 /* XXX : not implemented */
5652 spr_register(env, SPR_7XX_PMC3, "PMC3",
5653 SPR_NOACCESS, SPR_NOACCESS,
5654 &spr_read_generic, &spr_write_generic,
5655 0x00000000);
5656 /* XXX : not implemented */
5657 spr_register(env, SPR_7XX_PMC4, "PMC4",
5658 SPR_NOACCESS, SPR_NOACCESS,
5659 &spr_read_generic, &spr_write_generic,
5660 0x00000000);
5661 /* Time base */
5662 gen_tbl(env);
5663 /* Hardware implementation registers */
5664 /* XXX : not implemented */
5665 spr_register(env, SPR_HID0, "HID0",
5666 SPR_NOACCESS, SPR_NOACCESS,
5667 &spr_read_generic, &spr_write_generic,
5668 0x00000000);
5669 /* XXX : not implemented */
5670 spr_register(env, SPR_HID1, "HID1",
5671 SPR_NOACCESS, SPR_NOACCESS,
5672 &spr_read_generic, &spr_write_generic,
5673 0x00000000);
5674 /* Memory management */
5675 gen_low_BATs(env);
5676 init_excp_604(env);
5677 env->dcache_line_size = 32;
5678 env->icache_line_size = 32;
5679 /* Allocate hardware IRQ controller */
5680 ppc6xx_irq_init(env_archcpu(env));
5681 }
5682
5683 POWERPC_FAMILY(604E)(ObjectClass *oc, void *data)
5684 {
5685 DeviceClass *dc = DEVICE_CLASS(oc);
5686 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5687
5688 dc->desc = "PowerPC 604E";
5689 pcc->init_proc = init_proc_604E;
5690 pcc->check_pow = check_pow_nocheck;
5691 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5692 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5693 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5694 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5695 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5696 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
5697 PPC_SEGMENT | PPC_EXTERN;
5698 pcc->msr_mask = (1ull << MSR_POW) |
5699 (1ull << MSR_ILE) |
5700 (1ull << MSR_EE) |
5701 (1ull << MSR_PR) |
5702 (1ull << MSR_FP) |
5703 (1ull << MSR_ME) |
5704 (1ull << MSR_FE0) |
5705 (1ull << MSR_SE) |
5706 (1ull << MSR_DE) |
5707 (1ull << MSR_FE1) |
5708 (1ull << MSR_EP) |
5709 (1ull << MSR_IR) |
5710 (1ull << MSR_DR) |
5711 (1ull << MSR_PMM) |
5712 (1ull << MSR_RI) |
5713 (1ull << MSR_LE);
5714 pcc->mmu_model = POWERPC_MMU_32B;
5715 #if defined(CONFIG_SOFTMMU)
5716 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5717 #endif
5718 pcc->excp_model = POWERPC_EXCP_604;
5719 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5720 pcc->bfd_mach = bfd_mach_ppc_604;
5721 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
5722 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5723 }
5724
init_proc_740(CPUPPCState * env)5725 static void init_proc_740(CPUPPCState *env)
5726 {
5727 gen_spr_ne_601(env);
5728 gen_spr_sdr1(env);
5729 gen_spr_7xx(env);
5730 /* Time base */
5731 gen_tbl(env);
5732 /* Thermal management */
5733 gen_spr_thrm(env);
5734 /* Hardware implementation registers */
5735 /* XXX : not implemented */
5736 spr_register(env, SPR_HID0, "HID0",
5737 SPR_NOACCESS, SPR_NOACCESS,
5738 &spr_read_generic, &spr_write_generic,
5739 0x00000000);
5740 /* XXX : not implemented */
5741 spr_register(env, SPR_HID1, "HID1",
5742 SPR_NOACCESS, SPR_NOACCESS,
5743 &spr_read_generic, &spr_write_generic,
5744 0x00000000);
5745 /* Memory management */
5746 gen_low_BATs(env);
5747 init_excp_7x0(env);
5748 env->dcache_line_size = 32;
5749 env->icache_line_size = 32;
5750 /* Allocate hardware IRQ controller */
5751 ppc6xx_irq_init(env_archcpu(env));
5752 }
5753
5754 POWERPC_FAMILY(740)(ObjectClass *oc, void *data)
5755 {
5756 DeviceClass *dc = DEVICE_CLASS(oc);
5757 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5758
5759 dc->desc = "PowerPC 740";
5760 pcc->init_proc = init_proc_740;
5761 pcc->check_pow = check_pow_hid0;
5762 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5763 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5764 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5765 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5766 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5767 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
5768 PPC_SEGMENT | PPC_EXTERN;
5769 pcc->msr_mask = (1ull << MSR_POW) |
5770 (1ull << MSR_ILE) |
5771 (1ull << MSR_EE) |
5772 (1ull << MSR_PR) |
5773 (1ull << MSR_FP) |
5774 (1ull << MSR_ME) |
5775 (1ull << MSR_FE0) |
5776 (1ull << MSR_SE) |
5777 (1ull << MSR_DE) |
5778 (1ull << MSR_FE1) |
5779 (1ull << MSR_EP) |
5780 (1ull << MSR_IR) |
5781 (1ull << MSR_DR) |
5782 (1ull << MSR_PMM) |
5783 (1ull << MSR_RI) |
5784 (1ull << MSR_LE);
5785 pcc->mmu_model = POWERPC_MMU_32B;
5786 #if defined(CONFIG_SOFTMMU)
5787 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5788 #endif
5789 pcc->excp_model = POWERPC_EXCP_7x0;
5790 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5791 pcc->bfd_mach = bfd_mach_ppc_750;
5792 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
5793 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5794 }
5795
init_proc_750(CPUPPCState * env)5796 static void init_proc_750(CPUPPCState *env)
5797 {
5798 gen_spr_ne_601(env);
5799 gen_spr_sdr1(env);
5800 gen_spr_7xx(env);
5801 /* XXX : not implemented */
5802 spr_register(env, SPR_L2CR, "L2CR",
5803 SPR_NOACCESS, SPR_NOACCESS,
5804 &spr_read_generic, spr_access_nop,
5805 0x00000000);
5806 /* Time base */
5807 gen_tbl(env);
5808 /* Thermal management */
5809 gen_spr_thrm(env);
5810 /* Hardware implementation registers */
5811 /* XXX : not implemented */
5812 spr_register(env, SPR_HID0, "HID0",
5813 SPR_NOACCESS, SPR_NOACCESS,
5814 &spr_read_generic, &spr_write_generic,
5815 0x00000000);
5816 /* XXX : not implemented */
5817 spr_register(env, SPR_HID1, "HID1",
5818 SPR_NOACCESS, SPR_NOACCESS,
5819 &spr_read_generic, &spr_write_generic,
5820 0x00000000);
5821 /* Memory management */
5822 gen_low_BATs(env);
5823 /*
5824 * XXX: high BATs are also present but are known to be bugged on
5825 * die version 1.x
5826 */
5827 init_excp_7x0(env);
5828 env->dcache_line_size = 32;
5829 env->icache_line_size = 32;
5830 /* Allocate hardware IRQ controller */
5831 ppc6xx_irq_init(env_archcpu(env));
5832 }
5833
5834 POWERPC_FAMILY(750)(ObjectClass *oc, void *data)
5835 {
5836 DeviceClass *dc = DEVICE_CLASS(oc);
5837 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
5838
5839 dc->desc = "PowerPC 750";
5840 pcc->init_proc = init_proc_750;
5841 pcc->check_pow = check_pow_hid0;
5842 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
5843 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
5844 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
5845 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
5846 PPC_MEM_SYNC | PPC_MEM_EIEIO |
5847 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
5848 PPC_SEGMENT | PPC_EXTERN;
5849 pcc->msr_mask = (1ull << MSR_POW) |
5850 (1ull << MSR_ILE) |
5851 (1ull << MSR_EE) |
5852 (1ull << MSR_PR) |
5853 (1ull << MSR_FP) |
5854 (1ull << MSR_ME) |
5855 (1ull << MSR_FE0) |
5856 (1ull << MSR_SE) |
5857 (1ull << MSR_DE) |
5858 (1ull << MSR_FE1) |
5859 (1ull << MSR_EP) |
5860 (1ull << MSR_IR) |
5861 (1ull << MSR_DR) |
5862 (1ull << MSR_PMM) |
5863 (1ull << MSR_RI) |
5864 (1ull << MSR_LE);
5865 pcc->mmu_model = POWERPC_MMU_32B;
5866 #if defined(CONFIG_SOFTMMU)
5867 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
5868 #endif
5869 pcc->excp_model = POWERPC_EXCP_7x0;
5870 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
5871 pcc->bfd_mach = bfd_mach_ppc_750;
5872 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
5873 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
5874 }
5875
init_proc_750cl(CPUPPCState * env)5876 static void init_proc_750cl(CPUPPCState *env)
5877 {
5878 gen_spr_ne_601(env);
5879 gen_spr_sdr1(env);
5880 gen_spr_7xx(env);
5881 /* XXX : not implemented */
5882 spr_register(env, SPR_L2CR, "L2CR",
5883 SPR_NOACCESS, SPR_NOACCESS,
5884 &spr_read_generic, spr_access_nop,
5885 0x00000000);
5886 /* Time base */
5887 gen_tbl(env);
5888 /* Thermal management */
5889 /* Those registers are fake on 750CL */
5890 spr_register(env, SPR_THRM1, "THRM1",
5891 SPR_NOACCESS, SPR_NOACCESS,
5892 &spr_read_generic, &spr_write_generic,
5893 0x00000000);
5894 spr_register(env, SPR_THRM2, "THRM2",
5895 SPR_NOACCESS, SPR_NOACCESS,
5896 &spr_read_generic, &spr_write_generic,
5897 0x00000000);
5898 spr_register(env, SPR_THRM3, "THRM3",
5899 SPR_NOACCESS, SPR_NOACCESS,
5900 &spr_read_generic, &spr_write_generic,
5901 0x00000000);
5902 /* XXX: not implemented */
5903 spr_register(env, SPR_750_TDCL, "TDCL",
5904 SPR_NOACCESS, SPR_NOACCESS,
5905 &spr_read_generic, &spr_write_generic,
5906 0x00000000);
5907 spr_register(env, SPR_750_TDCH, "TDCH",
5908 SPR_NOACCESS, SPR_NOACCESS,
5909 &spr_read_generic, &spr_write_generic,
5910 0x00000000);
5911 /* DMA */
5912 /* XXX : not implemented */
5913 spr_register(env, SPR_750_WPAR, "WPAR",
5914 SPR_NOACCESS, SPR_NOACCESS,
5915 &spr_read_generic, &spr_write_generic,
5916 0x00000000);
5917 spr_register(env, SPR_750_DMAL, "DMAL",
5918 SPR_NOACCESS, SPR_NOACCESS,
5919 &spr_read_generic, &spr_write_generic,
5920 0x00000000);
5921 spr_register(env, SPR_750_DMAU, "DMAU",
5922 SPR_NOACCESS, SPR_NOACCESS,
5923 &spr_read_generic, &spr_write_generic,
5924 0x00000000);
5925 /* Hardware implementation registers */
5926 /* XXX : not implemented */
5927 spr_register(env, SPR_HID0, "HID0",
5928 SPR_NOACCESS, SPR_NOACCESS,
5929 &spr_read_generic, &spr_write_generic,
5930 0x00000000);
5931 /* XXX : not implemented */
5932 spr_register(env, SPR_HID1, "HID1",
5933 SPR_NOACCESS, SPR_NOACCESS,
5934 &spr_read_generic, &spr_write_generic,
5935 0x00000000);
5936 /* XXX : not implemented */
5937 spr_register(env, SPR_750CL_HID2, "HID2",
5938 SPR_NOACCESS, SPR_NOACCESS,
5939 &spr_read_generic, &spr_write_generic,
5940 0x00000000);
5941 /* XXX : not implemented */
5942 spr_register(env, SPR_750CL_HID4, "HID4",
5943 SPR_NOACCESS, SPR_NOACCESS,
5944 &spr_read_generic, &spr_write_generic,
5945 0x00000000);
5946 /* Quantization registers */
5947 /* XXX : not implemented */
5948 spr_register(env, SPR_750_GQR0, "GQR0",
5949 SPR_NOACCESS, SPR_NOACCESS,
5950 &spr_read_generic, &spr_write_generic,
5951 0x00000000);
5952 /* XXX : not implemented */
5953 spr_register(env, SPR_750_GQR1, "GQR1",
5954 SPR_NOACCESS, SPR_NOACCESS,
5955 &spr_read_generic, &spr_write_generic,
5956 0x00000000);
5957 /* XXX : not implemented */
5958 spr_register(env, SPR_750_GQR2, "GQR2",
5959 SPR_NOACCESS, SPR_NOACCESS,
5960 &spr_read_generic, &spr_write_generic,
5961 0x00000000);
5962 /* XXX : not implemented */
5963 spr_register(env, SPR_750_GQR3, "GQR3",
5964 SPR_NOACCESS, SPR_NOACCESS,
5965 &spr_read_generic, &spr_write_generic,
5966 0x00000000);
5967 /* XXX : not implemented */
5968 spr_register(env, SPR_750_GQR4, "GQR4",
5969 SPR_NOACCESS, SPR_NOACCESS,
5970 &spr_read_generic, &spr_write_generic,
5971 0x00000000);
5972 /* XXX : not implemented */
5973 spr_register(env, SPR_750_GQR5, "GQR5",
5974 SPR_NOACCESS, SPR_NOACCESS,
5975 &spr_read_generic, &spr_write_generic,
5976 0x00000000);
5977 /* XXX : not implemented */
5978 spr_register(env, SPR_750_GQR6, "GQR6",
5979 SPR_NOACCESS, SPR_NOACCESS,
5980 &spr_read_generic, &spr_write_generic,
5981 0x00000000);
5982 /* XXX : not implemented */
5983 spr_register(env, SPR_750_GQR7, "GQR7",
5984 SPR_NOACCESS, SPR_NOACCESS,
5985 &spr_read_generic, &spr_write_generic,
5986 0x00000000);
5987 /* Memory management */
5988 gen_low_BATs(env);
5989 /* PowerPC 750cl has 8 DBATs and 8 IBATs */
5990 gen_high_BATs(env);
5991 init_excp_750cl(env);
5992 env->dcache_line_size = 32;
5993 env->icache_line_size = 32;
5994 /* Allocate hardware IRQ controller */
5995 ppc6xx_irq_init(env_archcpu(env));
5996 }
5997
5998 POWERPC_FAMILY(750cl)(ObjectClass *oc, void *data)
5999 {
6000 DeviceClass *dc = DEVICE_CLASS(oc);
6001 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6002
6003 dc->desc = "PowerPC 750 CL";
6004 pcc->init_proc = init_proc_750cl;
6005 pcc->check_pow = check_pow_hid0;
6006 /*
6007 * XXX: not implemented:
6008 * cache lock instructions:
6009 * dcbz_l
6010 * floating point paired instructions
6011 * psq_lux
6012 * psq_lx
6013 * psq_stux
6014 * psq_stx
6015 * ps_abs
6016 * ps_add
6017 * ps_cmpo0
6018 * ps_cmpo1
6019 * ps_cmpu0
6020 * ps_cmpu1
6021 * ps_div
6022 * ps_madd
6023 * ps_madds0
6024 * ps_madds1
6025 * ps_merge00
6026 * ps_merge01
6027 * ps_merge10
6028 * ps_merge11
6029 * ps_mr
6030 * ps_msub
6031 * ps_mul
6032 * ps_muls0
6033 * ps_muls1
6034 * ps_nabs
6035 * ps_neg
6036 * ps_nmadd
6037 * ps_nmsub
6038 * ps_res
6039 * ps_rsqrte
6040 * ps_sel
6041 * ps_sub
6042 * ps_sum0
6043 * ps_sum1
6044 */
6045 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6046 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6047 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6048 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6049 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6050 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6051 PPC_SEGMENT | PPC_EXTERN;
6052 pcc->msr_mask = (1ull << MSR_POW) |
6053 (1ull << MSR_ILE) |
6054 (1ull << MSR_EE) |
6055 (1ull << MSR_PR) |
6056 (1ull << MSR_FP) |
6057 (1ull << MSR_ME) |
6058 (1ull << MSR_FE0) |
6059 (1ull << MSR_SE) |
6060 (1ull << MSR_DE) |
6061 (1ull << MSR_FE1) |
6062 (1ull << MSR_EP) |
6063 (1ull << MSR_IR) |
6064 (1ull << MSR_DR) |
6065 (1ull << MSR_PMM) |
6066 (1ull << MSR_RI) |
6067 (1ull << MSR_LE);
6068 pcc->mmu_model = POWERPC_MMU_32B;
6069 #if defined(CONFIG_SOFTMMU)
6070 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6071 #endif
6072 pcc->excp_model = POWERPC_EXCP_7x0;
6073 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6074 pcc->bfd_mach = bfd_mach_ppc_750;
6075 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6076 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6077 }
6078
init_proc_750cx(CPUPPCState * env)6079 static void init_proc_750cx(CPUPPCState *env)
6080 {
6081 gen_spr_ne_601(env);
6082 gen_spr_sdr1(env);
6083 gen_spr_7xx(env);
6084 /* XXX : not implemented */
6085 spr_register(env, SPR_L2CR, "L2CR",
6086 SPR_NOACCESS, SPR_NOACCESS,
6087 &spr_read_generic, spr_access_nop,
6088 0x00000000);
6089 /* Time base */
6090 gen_tbl(env);
6091 /* Thermal management */
6092 gen_spr_thrm(env);
6093 /* This register is not implemented but is present for compatibility */
6094 spr_register(env, SPR_SDA, "SDA",
6095 SPR_NOACCESS, SPR_NOACCESS,
6096 &spr_read_generic, &spr_write_generic,
6097 0x00000000);
6098 /* Hardware implementation registers */
6099 /* XXX : not implemented */
6100 spr_register(env, SPR_HID0, "HID0",
6101 SPR_NOACCESS, SPR_NOACCESS,
6102 &spr_read_generic, &spr_write_generic,
6103 0x00000000);
6104 /* XXX : not implemented */
6105 spr_register(env, SPR_HID1, "HID1",
6106 SPR_NOACCESS, SPR_NOACCESS,
6107 &spr_read_generic, &spr_write_generic,
6108 0x00000000);
6109 /* Memory management */
6110 gen_low_BATs(env);
6111 /* PowerPC 750cx has 8 DBATs and 8 IBATs */
6112 gen_high_BATs(env);
6113 init_excp_750cx(env);
6114 env->dcache_line_size = 32;
6115 env->icache_line_size = 32;
6116 /* Allocate hardware IRQ controller */
6117 ppc6xx_irq_init(env_archcpu(env));
6118 }
6119
6120 POWERPC_FAMILY(750cx)(ObjectClass *oc, void *data)
6121 {
6122 DeviceClass *dc = DEVICE_CLASS(oc);
6123 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6124
6125 dc->desc = "PowerPC 750CX";
6126 pcc->init_proc = init_proc_750cx;
6127 pcc->check_pow = check_pow_hid0;
6128 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6129 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6130 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6131 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6132 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6133 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6134 PPC_SEGMENT | PPC_EXTERN;
6135 pcc->msr_mask = (1ull << MSR_POW) |
6136 (1ull << MSR_ILE) |
6137 (1ull << MSR_EE) |
6138 (1ull << MSR_PR) |
6139 (1ull << MSR_FP) |
6140 (1ull << MSR_ME) |
6141 (1ull << MSR_FE0) |
6142 (1ull << MSR_SE) |
6143 (1ull << MSR_DE) |
6144 (1ull << MSR_FE1) |
6145 (1ull << MSR_EP) |
6146 (1ull << MSR_IR) |
6147 (1ull << MSR_DR) |
6148 (1ull << MSR_PMM) |
6149 (1ull << MSR_RI) |
6150 (1ull << MSR_LE);
6151 pcc->mmu_model = POWERPC_MMU_32B;
6152 #if defined(CONFIG_SOFTMMU)
6153 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6154 #endif
6155 pcc->excp_model = POWERPC_EXCP_7x0;
6156 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6157 pcc->bfd_mach = bfd_mach_ppc_750;
6158 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6159 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6160 }
6161
init_proc_750fx(CPUPPCState * env)6162 static void init_proc_750fx(CPUPPCState *env)
6163 {
6164 gen_spr_ne_601(env);
6165 gen_spr_sdr1(env);
6166 gen_spr_7xx(env);
6167 /* XXX : not implemented */
6168 spr_register(env, SPR_L2CR, "L2CR",
6169 SPR_NOACCESS, SPR_NOACCESS,
6170 &spr_read_generic, spr_access_nop,
6171 0x00000000);
6172 /* Time base */
6173 gen_tbl(env);
6174 /* Thermal management */
6175 gen_spr_thrm(env);
6176 /* XXX : not implemented */
6177 spr_register(env, SPR_750_THRM4, "THRM4",
6178 SPR_NOACCESS, SPR_NOACCESS,
6179 &spr_read_generic, &spr_write_generic,
6180 0x00000000);
6181 /* Hardware implementation registers */
6182 /* XXX : not implemented */
6183 spr_register(env, SPR_HID0, "HID0",
6184 SPR_NOACCESS, SPR_NOACCESS,
6185 &spr_read_generic, &spr_write_generic,
6186 0x00000000);
6187 /* XXX : not implemented */
6188 spr_register(env, SPR_HID1, "HID1",
6189 SPR_NOACCESS, SPR_NOACCESS,
6190 &spr_read_generic, &spr_write_generic,
6191 0x00000000);
6192 /* XXX : not implemented */
6193 spr_register(env, SPR_750FX_HID2, "HID2",
6194 SPR_NOACCESS, SPR_NOACCESS,
6195 &spr_read_generic, &spr_write_generic,
6196 0x00000000);
6197 /* Memory management */
6198 gen_low_BATs(env);
6199 /* PowerPC 750fx & 750gx has 8 DBATs and 8 IBATs */
6200 gen_high_BATs(env);
6201 init_excp_7x0(env);
6202 env->dcache_line_size = 32;
6203 env->icache_line_size = 32;
6204 /* Allocate hardware IRQ controller */
6205 ppc6xx_irq_init(env_archcpu(env));
6206 }
6207
6208 POWERPC_FAMILY(750fx)(ObjectClass *oc, void *data)
6209 {
6210 DeviceClass *dc = DEVICE_CLASS(oc);
6211 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6212
6213 dc->desc = "PowerPC 750FX";
6214 pcc->init_proc = init_proc_750fx;
6215 pcc->check_pow = check_pow_hid0;
6216 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6217 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6218 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6219 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6220 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6221 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6222 PPC_SEGMENT | PPC_EXTERN;
6223 pcc->msr_mask = (1ull << MSR_POW) |
6224 (1ull << MSR_ILE) |
6225 (1ull << MSR_EE) |
6226 (1ull << MSR_PR) |
6227 (1ull << MSR_FP) |
6228 (1ull << MSR_ME) |
6229 (1ull << MSR_FE0) |
6230 (1ull << MSR_SE) |
6231 (1ull << MSR_DE) |
6232 (1ull << MSR_FE1) |
6233 (1ull << MSR_EP) |
6234 (1ull << MSR_IR) |
6235 (1ull << MSR_DR) |
6236 (1ull << MSR_PMM) |
6237 (1ull << MSR_RI) |
6238 (1ull << MSR_LE);
6239 pcc->mmu_model = POWERPC_MMU_32B;
6240 #if defined(CONFIG_SOFTMMU)
6241 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6242 #endif
6243 pcc->excp_model = POWERPC_EXCP_7x0;
6244 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6245 pcc->bfd_mach = bfd_mach_ppc_750;
6246 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6247 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6248 }
6249
init_proc_750gx(CPUPPCState * env)6250 static void init_proc_750gx(CPUPPCState *env)
6251 {
6252 gen_spr_ne_601(env);
6253 gen_spr_sdr1(env);
6254 gen_spr_7xx(env);
6255 /* XXX : not implemented (XXX: different from 750fx) */
6256 spr_register(env, SPR_L2CR, "L2CR",
6257 SPR_NOACCESS, SPR_NOACCESS,
6258 &spr_read_generic, spr_access_nop,
6259 0x00000000);
6260 /* Time base */
6261 gen_tbl(env);
6262 /* Thermal management */
6263 gen_spr_thrm(env);
6264 /* XXX : not implemented */
6265 spr_register(env, SPR_750_THRM4, "THRM4",
6266 SPR_NOACCESS, SPR_NOACCESS,
6267 &spr_read_generic, &spr_write_generic,
6268 0x00000000);
6269 /* Hardware implementation registers */
6270 /* XXX : not implemented (XXX: different from 750fx) */
6271 spr_register(env, SPR_HID0, "HID0",
6272 SPR_NOACCESS, SPR_NOACCESS,
6273 &spr_read_generic, &spr_write_generic,
6274 0x00000000);
6275 /* XXX : not implemented */
6276 spr_register(env, SPR_HID1, "HID1",
6277 SPR_NOACCESS, SPR_NOACCESS,
6278 &spr_read_generic, &spr_write_generic,
6279 0x00000000);
6280 /* XXX : not implemented (XXX: different from 750fx) */
6281 spr_register(env, SPR_750FX_HID2, "HID2",
6282 SPR_NOACCESS, SPR_NOACCESS,
6283 &spr_read_generic, &spr_write_generic,
6284 0x00000000);
6285 /* Memory management */
6286 gen_low_BATs(env);
6287 /* PowerPC 750fx & 750gx has 8 DBATs and 8 IBATs */
6288 gen_high_BATs(env);
6289 init_excp_7x0(env);
6290 env->dcache_line_size = 32;
6291 env->icache_line_size = 32;
6292 /* Allocate hardware IRQ controller */
6293 ppc6xx_irq_init(env_archcpu(env));
6294 }
6295
6296 POWERPC_FAMILY(750gx)(ObjectClass *oc, void *data)
6297 {
6298 DeviceClass *dc = DEVICE_CLASS(oc);
6299 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6300
6301 dc->desc = "PowerPC 750GX";
6302 pcc->init_proc = init_proc_750gx;
6303 pcc->check_pow = check_pow_hid0;
6304 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6305 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6306 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6307 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6308 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6309 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6310 PPC_SEGMENT | PPC_EXTERN;
6311 pcc->msr_mask = (1ull << MSR_POW) |
6312 (1ull << MSR_ILE) |
6313 (1ull << MSR_EE) |
6314 (1ull << MSR_PR) |
6315 (1ull << MSR_FP) |
6316 (1ull << MSR_ME) |
6317 (1ull << MSR_FE0) |
6318 (1ull << MSR_SE) |
6319 (1ull << MSR_DE) |
6320 (1ull << MSR_FE1) |
6321 (1ull << MSR_EP) |
6322 (1ull << MSR_IR) |
6323 (1ull << MSR_DR) |
6324 (1ull << MSR_PMM) |
6325 (1ull << MSR_RI) |
6326 (1ull << MSR_LE);
6327 pcc->mmu_model = POWERPC_MMU_32B;
6328 #if defined(CONFIG_SOFTMMU)
6329 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6330 #endif
6331 pcc->excp_model = POWERPC_EXCP_7x0;
6332 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6333 pcc->bfd_mach = bfd_mach_ppc_750;
6334 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6335 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6336 }
6337
init_proc_745(CPUPPCState * env)6338 static void init_proc_745(CPUPPCState *env)
6339 {
6340 gen_spr_ne_601(env);
6341 gen_spr_sdr1(env);
6342 gen_spr_7xx(env);
6343 gen_spr_G2_755(env);
6344 /* Time base */
6345 gen_tbl(env);
6346 /* Thermal management */
6347 gen_spr_thrm(env);
6348 /* Hardware implementation registers */
6349 /* XXX : not implemented */
6350 spr_register(env, SPR_HID0, "HID0",
6351 SPR_NOACCESS, SPR_NOACCESS,
6352 &spr_read_generic, &spr_write_generic,
6353 0x00000000);
6354 /* XXX : not implemented */
6355 spr_register(env, SPR_HID1, "HID1",
6356 SPR_NOACCESS, SPR_NOACCESS,
6357 &spr_read_generic, &spr_write_generic,
6358 0x00000000);
6359 /* XXX : not implemented */
6360 spr_register(env, SPR_HID2, "HID2",
6361 SPR_NOACCESS, SPR_NOACCESS,
6362 &spr_read_generic, &spr_write_generic,
6363 0x00000000);
6364 /* Memory management */
6365 gen_low_BATs(env);
6366 gen_high_BATs(env);
6367 gen_6xx_7xx_soft_tlb(env, 64, 2);
6368 init_excp_7x5(env);
6369 env->dcache_line_size = 32;
6370 env->icache_line_size = 32;
6371 /* Allocate hardware IRQ controller */
6372 ppc6xx_irq_init(env_archcpu(env));
6373 }
6374
6375 POWERPC_FAMILY(745)(ObjectClass *oc, void *data)
6376 {
6377 DeviceClass *dc = DEVICE_CLASS(oc);
6378 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6379
6380 dc->desc = "PowerPC 745";
6381 pcc->init_proc = init_proc_745;
6382 pcc->check_pow = check_pow_hid0;
6383 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6384 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6385 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6386 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6387 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6388 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
6389 PPC_SEGMENT | PPC_EXTERN;
6390 pcc->msr_mask = (1ull << MSR_POW) |
6391 (1ull << MSR_ILE) |
6392 (1ull << MSR_EE) |
6393 (1ull << MSR_PR) |
6394 (1ull << MSR_FP) |
6395 (1ull << MSR_ME) |
6396 (1ull << MSR_FE0) |
6397 (1ull << MSR_SE) |
6398 (1ull << MSR_DE) |
6399 (1ull << MSR_FE1) |
6400 (1ull << MSR_EP) |
6401 (1ull << MSR_IR) |
6402 (1ull << MSR_DR) |
6403 (1ull << MSR_PMM) |
6404 (1ull << MSR_RI) |
6405 (1ull << MSR_LE);
6406 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
6407 pcc->excp_model = POWERPC_EXCP_7x5;
6408 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6409 pcc->bfd_mach = bfd_mach_ppc_750;
6410 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6411 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6412 }
6413
init_proc_755(CPUPPCState * env)6414 static void init_proc_755(CPUPPCState *env)
6415 {
6416 gen_spr_ne_601(env);
6417 gen_spr_sdr1(env);
6418 gen_spr_7xx(env);
6419 gen_spr_G2_755(env);
6420 /* Time base */
6421 gen_tbl(env);
6422 /* L2 cache control */
6423 /* XXX : not implemented */
6424 spr_register(env, SPR_L2CR, "L2CR",
6425 SPR_NOACCESS, SPR_NOACCESS,
6426 &spr_read_generic, spr_access_nop,
6427 0x00000000);
6428 /* XXX : not implemented */
6429 spr_register(env, SPR_L2PMCR, "L2PMCR",
6430 SPR_NOACCESS, SPR_NOACCESS,
6431 &spr_read_generic, &spr_write_generic,
6432 0x00000000);
6433 /* Thermal management */
6434 gen_spr_thrm(env);
6435 /* Hardware implementation registers */
6436 /* XXX : not implemented */
6437 spr_register(env, SPR_HID0, "HID0",
6438 SPR_NOACCESS, SPR_NOACCESS,
6439 &spr_read_generic, &spr_write_generic,
6440 0x00000000);
6441 /* XXX : not implemented */
6442 spr_register(env, SPR_HID1, "HID1",
6443 SPR_NOACCESS, SPR_NOACCESS,
6444 &spr_read_generic, &spr_write_generic,
6445 0x00000000);
6446 /* XXX : not implemented */
6447 spr_register(env, SPR_HID2, "HID2",
6448 SPR_NOACCESS, SPR_NOACCESS,
6449 &spr_read_generic, &spr_write_generic,
6450 0x00000000);
6451 /* Memory management */
6452 gen_low_BATs(env);
6453 gen_high_BATs(env);
6454 gen_6xx_7xx_soft_tlb(env, 64, 2);
6455 init_excp_7x5(env);
6456 env->dcache_line_size = 32;
6457 env->icache_line_size = 32;
6458 /* Allocate hardware IRQ controller */
6459 ppc6xx_irq_init(env_archcpu(env));
6460 }
6461
6462 POWERPC_FAMILY(755)(ObjectClass *oc, void *data)
6463 {
6464 DeviceClass *dc = DEVICE_CLASS(oc);
6465 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6466
6467 dc->desc = "PowerPC 755";
6468 pcc->init_proc = init_proc_755;
6469 pcc->check_pow = check_pow_hid0;
6470 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6471 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6472 PPC_FLOAT_FRSQRTE | PPC_FLOAT_STFIWX |
6473 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
6474 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6475 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC | PPC_6xx_TLB |
6476 PPC_SEGMENT | PPC_EXTERN;
6477 pcc->msr_mask = (1ull << MSR_POW) |
6478 (1ull << MSR_ILE) |
6479 (1ull << MSR_EE) |
6480 (1ull << MSR_PR) |
6481 (1ull << MSR_FP) |
6482 (1ull << MSR_ME) |
6483 (1ull << MSR_FE0) |
6484 (1ull << MSR_SE) |
6485 (1ull << MSR_DE) |
6486 (1ull << MSR_FE1) |
6487 (1ull << MSR_EP) |
6488 (1ull << MSR_IR) |
6489 (1ull << MSR_DR) |
6490 (1ull << MSR_PMM) |
6491 (1ull << MSR_RI) |
6492 (1ull << MSR_LE);
6493 pcc->mmu_model = POWERPC_MMU_SOFT_6xx;
6494 pcc->excp_model = POWERPC_EXCP_7x5;
6495 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6496 pcc->bfd_mach = bfd_mach_ppc_750;
6497 pcc->flags = POWERPC_FLAG_SE | POWERPC_FLAG_BE |
6498 POWERPC_FLAG_PMM | POWERPC_FLAG_BUS_CLK;
6499 }
6500
init_proc_7400(CPUPPCState * env)6501 static void init_proc_7400(CPUPPCState *env)
6502 {
6503 gen_spr_ne_601(env);
6504 gen_spr_sdr1(env);
6505 gen_spr_7xx(env);
6506 /* Time base */
6507 gen_tbl(env);
6508 /* 74xx specific SPR */
6509 gen_spr_74xx(env);
6510 /* XXX : not implemented */
6511 spr_register(env, SPR_UBAMR, "UBAMR",
6512 &spr_read_ureg, SPR_NOACCESS,
6513 &spr_read_ureg, SPR_NOACCESS,
6514 0x00000000);
6515 /* XXX: this seems not implemented on all revisions. */
6516 /* XXX : not implemented */
6517 spr_register(env, SPR_MSSCR1, "MSSCR1",
6518 SPR_NOACCESS, SPR_NOACCESS,
6519 &spr_read_generic, &spr_write_generic,
6520 0x00000000);
6521 /* Thermal management */
6522 gen_spr_thrm(env);
6523 /* Memory management */
6524 gen_low_BATs(env);
6525 init_excp_7400(env);
6526 env->dcache_line_size = 32;
6527 env->icache_line_size = 32;
6528 /* Allocate hardware IRQ controller */
6529 ppc6xx_irq_init(env_archcpu(env));
6530 }
6531
6532 POWERPC_FAMILY(7400)(ObjectClass *oc, void *data)
6533 {
6534 DeviceClass *dc = DEVICE_CLASS(oc);
6535 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6536
6537 dc->desc = "PowerPC 7400 (aka G4)";
6538 pcc->init_proc = init_proc_7400;
6539 pcc->check_pow = check_pow_hid0;
6540 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6541 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6542 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
6543 PPC_FLOAT_STFIWX |
6544 PPC_CACHE | PPC_CACHE_ICBI |
6545 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
6546 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6547 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6548 PPC_MEM_TLBIA |
6549 PPC_SEGMENT | PPC_EXTERN |
6550 PPC_ALTIVEC;
6551 pcc->msr_mask = (1ull << MSR_VR) |
6552 (1ull << MSR_POW) |
6553 (1ull << MSR_ILE) |
6554 (1ull << MSR_EE) |
6555 (1ull << MSR_PR) |
6556 (1ull << MSR_FP) |
6557 (1ull << MSR_ME) |
6558 (1ull << MSR_FE0) |
6559 (1ull << MSR_SE) |
6560 (1ull << MSR_DE) |
6561 (1ull << MSR_FE1) |
6562 (1ull << MSR_EP) |
6563 (1ull << MSR_IR) |
6564 (1ull << MSR_DR) |
6565 (1ull << MSR_PMM) |
6566 (1ull << MSR_RI) |
6567 (1ull << MSR_LE);
6568 pcc->mmu_model = POWERPC_MMU_32B;
6569 #if defined(CONFIG_SOFTMMU)
6570 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6571 #endif
6572 pcc->excp_model = POWERPC_EXCP_74xx;
6573 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6574 pcc->bfd_mach = bfd_mach_ppc_7400;
6575 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
6576 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
6577 POWERPC_FLAG_BUS_CLK;
6578 }
6579
init_proc_7410(CPUPPCState * env)6580 static void init_proc_7410(CPUPPCState *env)
6581 {
6582 gen_spr_ne_601(env);
6583 gen_spr_sdr1(env);
6584 gen_spr_7xx(env);
6585 /* Time base */
6586 gen_tbl(env);
6587 /* 74xx specific SPR */
6588 gen_spr_74xx(env);
6589 /* XXX : not implemented */
6590 spr_register(env, SPR_UBAMR, "UBAMR",
6591 &spr_read_ureg, SPR_NOACCESS,
6592 &spr_read_ureg, SPR_NOACCESS,
6593 0x00000000);
6594 /* Thermal management */
6595 gen_spr_thrm(env);
6596 /* L2PMCR */
6597 /* XXX : not implemented */
6598 spr_register(env, SPR_L2PMCR, "L2PMCR",
6599 SPR_NOACCESS, SPR_NOACCESS,
6600 &spr_read_generic, &spr_write_generic,
6601 0x00000000);
6602 /* LDSTDB */
6603 /* XXX : not implemented */
6604 spr_register(env, SPR_LDSTDB, "LDSTDB",
6605 SPR_NOACCESS, SPR_NOACCESS,
6606 &spr_read_generic, &spr_write_generic,
6607 0x00000000);
6608 /* Memory management */
6609 gen_low_BATs(env);
6610 init_excp_7400(env);
6611 env->dcache_line_size = 32;
6612 env->icache_line_size = 32;
6613 /* Allocate hardware IRQ controller */
6614 ppc6xx_irq_init(env_archcpu(env));
6615 }
6616
6617 POWERPC_FAMILY(7410)(ObjectClass *oc, void *data)
6618 {
6619 DeviceClass *dc = DEVICE_CLASS(oc);
6620 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6621
6622 dc->desc = "PowerPC 7410 (aka G4)";
6623 pcc->init_proc = init_proc_7410;
6624 pcc->check_pow = check_pow_hid0;
6625 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6626 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6627 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
6628 PPC_FLOAT_STFIWX |
6629 PPC_CACHE | PPC_CACHE_ICBI |
6630 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
6631 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6632 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6633 PPC_MEM_TLBIA |
6634 PPC_SEGMENT | PPC_EXTERN |
6635 PPC_ALTIVEC;
6636 pcc->msr_mask = (1ull << MSR_VR) |
6637 (1ull << MSR_POW) |
6638 (1ull << MSR_ILE) |
6639 (1ull << MSR_EE) |
6640 (1ull << MSR_PR) |
6641 (1ull << MSR_FP) |
6642 (1ull << MSR_ME) |
6643 (1ull << MSR_FE0) |
6644 (1ull << MSR_SE) |
6645 (1ull << MSR_DE) |
6646 (1ull << MSR_FE1) |
6647 (1ull << MSR_EP) |
6648 (1ull << MSR_IR) |
6649 (1ull << MSR_DR) |
6650 (1ull << MSR_PMM) |
6651 (1ull << MSR_RI) |
6652 (1ull << MSR_LE);
6653 pcc->mmu_model = POWERPC_MMU_32B;
6654 #if defined(CONFIG_SOFTMMU)
6655 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
6656 #endif
6657 pcc->excp_model = POWERPC_EXCP_74xx;
6658 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6659 pcc->bfd_mach = bfd_mach_ppc_7400;
6660 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
6661 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
6662 POWERPC_FLAG_BUS_CLK;
6663 }
6664
init_proc_7440(CPUPPCState * env)6665 static void init_proc_7440(CPUPPCState *env)
6666 {
6667 gen_spr_ne_601(env);
6668 gen_spr_sdr1(env);
6669 gen_spr_7xx(env);
6670 /* Time base */
6671 gen_tbl(env);
6672 /* 74xx specific SPR */
6673 gen_spr_74xx(env);
6674 /* XXX : not implemented */
6675 spr_register(env, SPR_UBAMR, "UBAMR",
6676 &spr_read_ureg, SPR_NOACCESS,
6677 &spr_read_ureg, SPR_NOACCESS,
6678 0x00000000);
6679 /* LDSTCR */
6680 /* XXX : not implemented */
6681 spr_register(env, SPR_LDSTCR, "LDSTCR",
6682 SPR_NOACCESS, SPR_NOACCESS,
6683 &spr_read_generic, &spr_write_generic,
6684 0x00000000);
6685 /* ICTRL */
6686 /* XXX : not implemented */
6687 spr_register(env, SPR_ICTRL, "ICTRL",
6688 SPR_NOACCESS, SPR_NOACCESS,
6689 &spr_read_generic, &spr_write_generic,
6690 0x00000000);
6691 /* MSSSR0 */
6692 /* XXX : not implemented */
6693 spr_register(env, SPR_MSSSR0, "MSSSR0",
6694 SPR_NOACCESS, SPR_NOACCESS,
6695 &spr_read_generic, &spr_write_generic,
6696 0x00000000);
6697 /* PMC */
6698 /* XXX : not implemented */
6699 spr_register(env, SPR_7XX_PMC5, "PMC5",
6700 SPR_NOACCESS, SPR_NOACCESS,
6701 &spr_read_generic, &spr_write_generic,
6702 0x00000000);
6703 /* XXX : not implemented */
6704 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
6705 &spr_read_ureg, SPR_NOACCESS,
6706 &spr_read_ureg, SPR_NOACCESS,
6707 0x00000000);
6708 /* XXX : not implemented */
6709 spr_register(env, SPR_7XX_PMC6, "PMC6",
6710 SPR_NOACCESS, SPR_NOACCESS,
6711 &spr_read_generic, &spr_write_generic,
6712 0x00000000);
6713 /* XXX : not implemented */
6714 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
6715 &spr_read_ureg, SPR_NOACCESS,
6716 &spr_read_ureg, SPR_NOACCESS,
6717 0x00000000);
6718 /* Memory management */
6719 gen_low_BATs(env);
6720 gen_74xx_soft_tlb(env, 128, 2);
6721 init_excp_7450(env);
6722 env->dcache_line_size = 32;
6723 env->icache_line_size = 32;
6724 /* Allocate hardware IRQ controller */
6725 ppc6xx_irq_init(env_archcpu(env));
6726 }
6727
6728 POWERPC_FAMILY(7440)(ObjectClass *oc, void *data)
6729 {
6730 DeviceClass *dc = DEVICE_CLASS(oc);
6731 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6732
6733 dc->desc = "PowerPC 7440 (aka G4)";
6734 pcc->init_proc = init_proc_7440;
6735 pcc->check_pow = check_pow_hid0_74xx;
6736 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6737 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6738 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
6739 PPC_FLOAT_STFIWX |
6740 PPC_CACHE | PPC_CACHE_ICBI |
6741 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
6742 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6743 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6744 PPC_MEM_TLBIA | PPC_74xx_TLB |
6745 PPC_SEGMENT | PPC_EXTERN |
6746 PPC_ALTIVEC;
6747 pcc->msr_mask = (1ull << MSR_VR) |
6748 (1ull << MSR_POW) |
6749 (1ull << MSR_ILE) |
6750 (1ull << MSR_EE) |
6751 (1ull << MSR_PR) |
6752 (1ull << MSR_FP) |
6753 (1ull << MSR_ME) |
6754 (1ull << MSR_FE0) |
6755 (1ull << MSR_SE) |
6756 (1ull << MSR_DE) |
6757 (1ull << MSR_FE1) |
6758 (1ull << MSR_EP) |
6759 (1ull << MSR_IR) |
6760 (1ull << MSR_DR) |
6761 (1ull << MSR_PMM) |
6762 (1ull << MSR_RI) |
6763 (1ull << MSR_LE);
6764 pcc->mmu_model = POWERPC_MMU_SOFT_74xx;
6765 pcc->excp_model = POWERPC_EXCP_74xx;
6766 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6767 pcc->bfd_mach = bfd_mach_ppc_7400;
6768 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
6769 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
6770 POWERPC_FLAG_BUS_CLK;
6771 }
6772
init_proc_7450(CPUPPCState * env)6773 static void init_proc_7450(CPUPPCState *env)
6774 {
6775 gen_spr_ne_601(env);
6776 gen_spr_sdr1(env);
6777 gen_spr_7xx(env);
6778 /* Time base */
6779 gen_tbl(env);
6780 /* 74xx specific SPR */
6781 gen_spr_74xx(env);
6782 /* Level 3 cache control */
6783 gen_l3_ctrl(env);
6784 /* L3ITCR1 */
6785 /* XXX : not implemented */
6786 spr_register(env, SPR_L3ITCR1, "L3ITCR1",
6787 SPR_NOACCESS, SPR_NOACCESS,
6788 &spr_read_generic, &spr_write_generic,
6789 0x00000000);
6790 /* L3ITCR2 */
6791 /* XXX : not implemented */
6792 spr_register(env, SPR_L3ITCR2, "L3ITCR2",
6793 SPR_NOACCESS, SPR_NOACCESS,
6794 &spr_read_generic, &spr_write_generic,
6795 0x00000000);
6796 /* L3ITCR3 */
6797 /* XXX : not implemented */
6798 spr_register(env, SPR_L3ITCR3, "L3ITCR3",
6799 SPR_NOACCESS, SPR_NOACCESS,
6800 &spr_read_generic, &spr_write_generic,
6801 0x00000000);
6802 /* L3OHCR */
6803 /* XXX : not implemented */
6804 spr_register(env, SPR_L3OHCR, "L3OHCR",
6805 SPR_NOACCESS, SPR_NOACCESS,
6806 &spr_read_generic, &spr_write_generic,
6807 0x00000000);
6808 /* XXX : not implemented */
6809 spr_register(env, SPR_UBAMR, "UBAMR",
6810 &spr_read_ureg, SPR_NOACCESS,
6811 &spr_read_ureg, SPR_NOACCESS,
6812 0x00000000);
6813 /* LDSTCR */
6814 /* XXX : not implemented */
6815 spr_register(env, SPR_LDSTCR, "LDSTCR",
6816 SPR_NOACCESS, SPR_NOACCESS,
6817 &spr_read_generic, &spr_write_generic,
6818 0x00000000);
6819 /* ICTRL */
6820 /* XXX : not implemented */
6821 spr_register(env, SPR_ICTRL, "ICTRL",
6822 SPR_NOACCESS, SPR_NOACCESS,
6823 &spr_read_generic, &spr_write_generic,
6824 0x00000000);
6825 /* MSSSR0 */
6826 /* XXX : not implemented */
6827 spr_register(env, SPR_MSSSR0, "MSSSR0",
6828 SPR_NOACCESS, SPR_NOACCESS,
6829 &spr_read_generic, &spr_write_generic,
6830 0x00000000);
6831 /* PMC */
6832 /* XXX : not implemented */
6833 spr_register(env, SPR_7XX_PMC5, "PMC5",
6834 SPR_NOACCESS, SPR_NOACCESS,
6835 &spr_read_generic, &spr_write_generic,
6836 0x00000000);
6837 /* XXX : not implemented */
6838 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
6839 &spr_read_ureg, SPR_NOACCESS,
6840 &spr_read_ureg, SPR_NOACCESS,
6841 0x00000000);
6842 /* XXX : not implemented */
6843 spr_register(env, SPR_7XX_PMC6, "PMC6",
6844 SPR_NOACCESS, SPR_NOACCESS,
6845 &spr_read_generic, &spr_write_generic,
6846 0x00000000);
6847 /* XXX : not implemented */
6848 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
6849 &spr_read_ureg, SPR_NOACCESS,
6850 &spr_read_ureg, SPR_NOACCESS,
6851 0x00000000);
6852 /* Memory management */
6853 gen_low_BATs(env);
6854 gen_74xx_soft_tlb(env, 128, 2);
6855 init_excp_7450(env);
6856 env->dcache_line_size = 32;
6857 env->icache_line_size = 32;
6858 /* Allocate hardware IRQ controller */
6859 ppc6xx_irq_init(env_archcpu(env));
6860 }
6861
6862 POWERPC_FAMILY(7450)(ObjectClass *oc, void *data)
6863 {
6864 DeviceClass *dc = DEVICE_CLASS(oc);
6865 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
6866
6867 dc->desc = "PowerPC 7450 (aka G4)";
6868 pcc->init_proc = init_proc_7450;
6869 pcc->check_pow = check_pow_hid0_74xx;
6870 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
6871 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
6872 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
6873 PPC_FLOAT_STFIWX |
6874 PPC_CACHE | PPC_CACHE_ICBI |
6875 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
6876 PPC_MEM_SYNC | PPC_MEM_EIEIO |
6877 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
6878 PPC_MEM_TLBIA | PPC_74xx_TLB |
6879 PPC_SEGMENT | PPC_EXTERN |
6880 PPC_ALTIVEC;
6881 pcc->msr_mask = (1ull << MSR_VR) |
6882 (1ull << MSR_POW) |
6883 (1ull << MSR_ILE) |
6884 (1ull << MSR_EE) |
6885 (1ull << MSR_PR) |
6886 (1ull << MSR_FP) |
6887 (1ull << MSR_ME) |
6888 (1ull << MSR_FE0) |
6889 (1ull << MSR_SE) |
6890 (1ull << MSR_DE) |
6891 (1ull << MSR_FE1) |
6892 (1ull << MSR_EP) |
6893 (1ull << MSR_IR) |
6894 (1ull << MSR_DR) |
6895 (1ull << MSR_PMM) |
6896 (1ull << MSR_RI) |
6897 (1ull << MSR_LE);
6898 pcc->mmu_model = POWERPC_MMU_SOFT_74xx;
6899 pcc->excp_model = POWERPC_EXCP_74xx;
6900 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
6901 pcc->bfd_mach = bfd_mach_ppc_7400;
6902 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
6903 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
6904 POWERPC_FLAG_BUS_CLK;
6905 }
6906
init_proc_7445(CPUPPCState * env)6907 static void init_proc_7445(CPUPPCState *env)
6908 {
6909 gen_spr_ne_601(env);
6910 gen_spr_sdr1(env);
6911 gen_spr_7xx(env);
6912 /* Time base */
6913 gen_tbl(env);
6914 /* 74xx specific SPR */
6915 gen_spr_74xx(env);
6916 /* LDSTCR */
6917 /* XXX : not implemented */
6918 spr_register(env, SPR_LDSTCR, "LDSTCR",
6919 SPR_NOACCESS, SPR_NOACCESS,
6920 &spr_read_generic, &spr_write_generic,
6921 0x00000000);
6922 /* ICTRL */
6923 /* XXX : not implemented */
6924 spr_register(env, SPR_ICTRL, "ICTRL",
6925 SPR_NOACCESS, SPR_NOACCESS,
6926 &spr_read_generic, &spr_write_generic,
6927 0x00000000);
6928 /* MSSSR0 */
6929 /* XXX : not implemented */
6930 spr_register(env, SPR_MSSSR0, "MSSSR0",
6931 SPR_NOACCESS, SPR_NOACCESS,
6932 &spr_read_generic, &spr_write_generic,
6933 0x00000000);
6934 /* PMC */
6935 /* XXX : not implemented */
6936 spr_register(env, SPR_7XX_PMC5, "PMC5",
6937 SPR_NOACCESS, SPR_NOACCESS,
6938 &spr_read_generic, &spr_write_generic,
6939 0x00000000);
6940 /* XXX : not implemented */
6941 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
6942 &spr_read_ureg, SPR_NOACCESS,
6943 &spr_read_ureg, SPR_NOACCESS,
6944 0x00000000);
6945 /* XXX : not implemented */
6946 spr_register(env, SPR_7XX_PMC6, "PMC6",
6947 SPR_NOACCESS, SPR_NOACCESS,
6948 &spr_read_generic, &spr_write_generic,
6949 0x00000000);
6950 /* XXX : not implemented */
6951 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
6952 &spr_read_ureg, SPR_NOACCESS,
6953 &spr_read_ureg, SPR_NOACCESS,
6954 0x00000000);
6955 /* SPRGs */
6956 spr_register(env, SPR_SPRG4, "SPRG4",
6957 SPR_NOACCESS, SPR_NOACCESS,
6958 &spr_read_generic, &spr_write_generic,
6959 0x00000000);
6960 spr_register(env, SPR_USPRG4, "USPRG4",
6961 &spr_read_ureg, SPR_NOACCESS,
6962 &spr_read_ureg, SPR_NOACCESS,
6963 0x00000000);
6964 spr_register(env, SPR_SPRG5, "SPRG5",
6965 SPR_NOACCESS, SPR_NOACCESS,
6966 &spr_read_generic, &spr_write_generic,
6967 0x00000000);
6968 spr_register(env, SPR_USPRG5, "USPRG5",
6969 &spr_read_ureg, SPR_NOACCESS,
6970 &spr_read_ureg, SPR_NOACCESS,
6971 0x00000000);
6972 spr_register(env, SPR_SPRG6, "SPRG6",
6973 SPR_NOACCESS, SPR_NOACCESS,
6974 &spr_read_generic, &spr_write_generic,
6975 0x00000000);
6976 spr_register(env, SPR_USPRG6, "USPRG6",
6977 &spr_read_ureg, SPR_NOACCESS,
6978 &spr_read_ureg, SPR_NOACCESS,
6979 0x00000000);
6980 spr_register(env, SPR_SPRG7, "SPRG7",
6981 SPR_NOACCESS, SPR_NOACCESS,
6982 &spr_read_generic, &spr_write_generic,
6983 0x00000000);
6984 spr_register(env, SPR_USPRG7, "USPRG7",
6985 &spr_read_ureg, SPR_NOACCESS,
6986 &spr_read_ureg, SPR_NOACCESS,
6987 0x00000000);
6988 /* Memory management */
6989 gen_low_BATs(env);
6990 gen_high_BATs(env);
6991 gen_74xx_soft_tlb(env, 128, 2);
6992 init_excp_7450(env);
6993 env->dcache_line_size = 32;
6994 env->icache_line_size = 32;
6995 /* Allocate hardware IRQ controller */
6996 ppc6xx_irq_init(env_archcpu(env));
6997 }
6998
6999 POWERPC_FAMILY(7445)(ObjectClass *oc, void *data)
7000 {
7001 DeviceClass *dc = DEVICE_CLASS(oc);
7002 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
7003
7004 dc->desc = "PowerPC 7445 (aka G4)";
7005 pcc->init_proc = init_proc_7445;
7006 pcc->check_pow = check_pow_hid0_74xx;
7007 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
7008 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
7009 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
7010 PPC_FLOAT_STFIWX |
7011 PPC_CACHE | PPC_CACHE_ICBI |
7012 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
7013 PPC_MEM_SYNC | PPC_MEM_EIEIO |
7014 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
7015 PPC_MEM_TLBIA | PPC_74xx_TLB |
7016 PPC_SEGMENT | PPC_EXTERN |
7017 PPC_ALTIVEC;
7018 pcc->msr_mask = (1ull << MSR_VR) |
7019 (1ull << MSR_POW) |
7020 (1ull << MSR_ILE) |
7021 (1ull << MSR_EE) |
7022 (1ull << MSR_PR) |
7023 (1ull << MSR_FP) |
7024 (1ull << MSR_ME) |
7025 (1ull << MSR_FE0) |
7026 (1ull << MSR_SE) |
7027 (1ull << MSR_DE) |
7028 (1ull << MSR_FE1) |
7029 (1ull << MSR_EP) |
7030 (1ull << MSR_IR) |
7031 (1ull << MSR_DR) |
7032 (1ull << MSR_PMM) |
7033 (1ull << MSR_RI) |
7034 (1ull << MSR_LE);
7035 pcc->mmu_model = POWERPC_MMU_SOFT_74xx;
7036 pcc->excp_model = POWERPC_EXCP_74xx;
7037 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
7038 pcc->bfd_mach = bfd_mach_ppc_7400;
7039 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
7040 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
7041 POWERPC_FLAG_BUS_CLK;
7042 }
7043
init_proc_7455(CPUPPCState * env)7044 static void init_proc_7455(CPUPPCState *env)
7045 {
7046 gen_spr_ne_601(env);
7047 gen_spr_sdr1(env);
7048 gen_spr_7xx(env);
7049 /* Time base */
7050 gen_tbl(env);
7051 /* 74xx specific SPR */
7052 gen_spr_74xx(env);
7053 /* Level 3 cache control */
7054 gen_l3_ctrl(env);
7055 /* LDSTCR */
7056 /* XXX : not implemented */
7057 spr_register(env, SPR_LDSTCR, "LDSTCR",
7058 SPR_NOACCESS, SPR_NOACCESS,
7059 &spr_read_generic, &spr_write_generic,
7060 0x00000000);
7061 /* ICTRL */
7062 /* XXX : not implemented */
7063 spr_register(env, SPR_ICTRL, "ICTRL",
7064 SPR_NOACCESS, SPR_NOACCESS,
7065 &spr_read_generic, &spr_write_generic,
7066 0x00000000);
7067 /* MSSSR0 */
7068 /* XXX : not implemented */
7069 spr_register(env, SPR_MSSSR0, "MSSSR0",
7070 SPR_NOACCESS, SPR_NOACCESS,
7071 &spr_read_generic, &spr_write_generic,
7072 0x00000000);
7073 /* PMC */
7074 /* XXX : not implemented */
7075 spr_register(env, SPR_7XX_PMC5, "PMC5",
7076 SPR_NOACCESS, SPR_NOACCESS,
7077 &spr_read_generic, &spr_write_generic,
7078 0x00000000);
7079 /* XXX : not implemented */
7080 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
7081 &spr_read_ureg, SPR_NOACCESS,
7082 &spr_read_ureg, SPR_NOACCESS,
7083 0x00000000);
7084 /* XXX : not implemented */
7085 spr_register(env, SPR_7XX_PMC6, "PMC6",
7086 SPR_NOACCESS, SPR_NOACCESS,
7087 &spr_read_generic, &spr_write_generic,
7088 0x00000000);
7089 /* XXX : not implemented */
7090 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
7091 &spr_read_ureg, SPR_NOACCESS,
7092 &spr_read_ureg, SPR_NOACCESS,
7093 0x00000000);
7094 /* SPRGs */
7095 spr_register(env, SPR_SPRG4, "SPRG4",
7096 SPR_NOACCESS, SPR_NOACCESS,
7097 &spr_read_generic, &spr_write_generic,
7098 0x00000000);
7099 spr_register(env, SPR_USPRG4, "USPRG4",
7100 &spr_read_ureg, SPR_NOACCESS,
7101 &spr_read_ureg, SPR_NOACCESS,
7102 0x00000000);
7103 spr_register(env, SPR_SPRG5, "SPRG5",
7104 SPR_NOACCESS, SPR_NOACCESS,
7105 &spr_read_generic, &spr_write_generic,
7106 0x00000000);
7107 spr_register(env, SPR_USPRG5, "USPRG5",
7108 &spr_read_ureg, SPR_NOACCESS,
7109 &spr_read_ureg, SPR_NOACCESS,
7110 0x00000000);
7111 spr_register(env, SPR_SPRG6, "SPRG6",
7112 SPR_NOACCESS, SPR_NOACCESS,
7113 &spr_read_generic, &spr_write_generic,
7114 0x00000000);
7115 spr_register(env, SPR_USPRG6, "USPRG6",
7116 &spr_read_ureg, SPR_NOACCESS,
7117 &spr_read_ureg, SPR_NOACCESS,
7118 0x00000000);
7119 spr_register(env, SPR_SPRG7, "SPRG7",
7120 SPR_NOACCESS, SPR_NOACCESS,
7121 &spr_read_generic, &spr_write_generic,
7122 0x00000000);
7123 spr_register(env, SPR_USPRG7, "USPRG7",
7124 &spr_read_ureg, SPR_NOACCESS,
7125 &spr_read_ureg, SPR_NOACCESS,
7126 0x00000000);
7127 /* Memory management */
7128 gen_low_BATs(env);
7129 gen_high_BATs(env);
7130 gen_74xx_soft_tlb(env, 128, 2);
7131 init_excp_7450(env);
7132 env->dcache_line_size = 32;
7133 env->icache_line_size = 32;
7134 /* Allocate hardware IRQ controller */
7135 ppc6xx_irq_init(env_archcpu(env));
7136 }
7137
7138 POWERPC_FAMILY(7455)(ObjectClass *oc, void *data)
7139 {
7140 DeviceClass *dc = DEVICE_CLASS(oc);
7141 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
7142
7143 dc->desc = "PowerPC 7455 (aka G4)";
7144 pcc->init_proc = init_proc_7455;
7145 pcc->check_pow = check_pow_hid0_74xx;
7146 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
7147 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
7148 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
7149 PPC_FLOAT_STFIWX |
7150 PPC_CACHE | PPC_CACHE_ICBI |
7151 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
7152 PPC_MEM_SYNC | PPC_MEM_EIEIO |
7153 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
7154 PPC_MEM_TLBIA | PPC_74xx_TLB |
7155 PPC_SEGMENT | PPC_EXTERN |
7156 PPC_ALTIVEC;
7157 pcc->msr_mask = (1ull << MSR_VR) |
7158 (1ull << MSR_POW) |
7159 (1ull << MSR_ILE) |
7160 (1ull << MSR_EE) |
7161 (1ull << MSR_PR) |
7162 (1ull << MSR_FP) |
7163 (1ull << MSR_ME) |
7164 (1ull << MSR_FE0) |
7165 (1ull << MSR_SE) |
7166 (1ull << MSR_DE) |
7167 (1ull << MSR_FE1) |
7168 (1ull << MSR_EP) |
7169 (1ull << MSR_IR) |
7170 (1ull << MSR_DR) |
7171 (1ull << MSR_PMM) |
7172 (1ull << MSR_RI) |
7173 (1ull << MSR_LE);
7174 pcc->mmu_model = POWERPC_MMU_SOFT_74xx;
7175 pcc->excp_model = POWERPC_EXCP_74xx;
7176 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
7177 pcc->bfd_mach = bfd_mach_ppc_7400;
7178 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
7179 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
7180 POWERPC_FLAG_BUS_CLK;
7181 }
7182
init_proc_7457(CPUPPCState * env)7183 static void init_proc_7457(CPUPPCState *env)
7184 {
7185 gen_spr_ne_601(env);
7186 gen_spr_sdr1(env);
7187 gen_spr_7xx(env);
7188 /* Time base */
7189 gen_tbl(env);
7190 /* 74xx specific SPR */
7191 gen_spr_74xx(env);
7192 /* Level 3 cache control */
7193 gen_l3_ctrl(env);
7194 /* L3ITCR1 */
7195 /* XXX : not implemented */
7196 spr_register(env, SPR_L3ITCR1, "L3ITCR1",
7197 SPR_NOACCESS, SPR_NOACCESS,
7198 &spr_read_generic, &spr_write_generic,
7199 0x00000000);
7200 /* L3ITCR2 */
7201 /* XXX : not implemented */
7202 spr_register(env, SPR_L3ITCR2, "L3ITCR2",
7203 SPR_NOACCESS, SPR_NOACCESS,
7204 &spr_read_generic, &spr_write_generic,
7205 0x00000000);
7206 /* L3ITCR3 */
7207 /* XXX : not implemented */
7208 spr_register(env, SPR_L3ITCR3, "L3ITCR3",
7209 SPR_NOACCESS, SPR_NOACCESS,
7210 &spr_read_generic, &spr_write_generic,
7211 0x00000000);
7212 /* L3OHCR */
7213 /* XXX : not implemented */
7214 spr_register(env, SPR_L3OHCR, "L3OHCR",
7215 SPR_NOACCESS, SPR_NOACCESS,
7216 &spr_read_generic, &spr_write_generic,
7217 0x00000000);
7218 /* LDSTCR */
7219 /* XXX : not implemented */
7220 spr_register(env, SPR_LDSTCR, "LDSTCR",
7221 SPR_NOACCESS, SPR_NOACCESS,
7222 &spr_read_generic, &spr_write_generic,
7223 0x00000000);
7224 /* ICTRL */
7225 /* XXX : not implemented */
7226 spr_register(env, SPR_ICTRL, "ICTRL",
7227 SPR_NOACCESS, SPR_NOACCESS,
7228 &spr_read_generic, &spr_write_generic,
7229 0x00000000);
7230 /* MSSSR0 */
7231 /* XXX : not implemented */
7232 spr_register(env, SPR_MSSSR0, "MSSSR0",
7233 SPR_NOACCESS, SPR_NOACCESS,
7234 &spr_read_generic, &spr_write_generic,
7235 0x00000000);
7236 /* PMC */
7237 /* XXX : not implemented */
7238 spr_register(env, SPR_7XX_PMC5, "PMC5",
7239 SPR_NOACCESS, SPR_NOACCESS,
7240 &spr_read_generic, &spr_write_generic,
7241 0x00000000);
7242 /* XXX : not implemented */
7243 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
7244 &spr_read_ureg, SPR_NOACCESS,
7245 &spr_read_ureg, SPR_NOACCESS,
7246 0x00000000);
7247 /* XXX : not implemented */
7248 spr_register(env, SPR_7XX_PMC6, "PMC6",
7249 SPR_NOACCESS, SPR_NOACCESS,
7250 &spr_read_generic, &spr_write_generic,
7251 0x00000000);
7252 /* XXX : not implemented */
7253 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
7254 &spr_read_ureg, SPR_NOACCESS,
7255 &spr_read_ureg, SPR_NOACCESS,
7256 0x00000000);
7257 /* SPRGs */
7258 spr_register(env, SPR_SPRG4, "SPRG4",
7259 SPR_NOACCESS, SPR_NOACCESS,
7260 &spr_read_generic, &spr_write_generic,
7261 0x00000000);
7262 spr_register(env, SPR_USPRG4, "USPRG4",
7263 &spr_read_ureg, SPR_NOACCESS,
7264 &spr_read_ureg, SPR_NOACCESS,
7265 0x00000000);
7266 spr_register(env, SPR_SPRG5, "SPRG5",
7267 SPR_NOACCESS, SPR_NOACCESS,
7268 &spr_read_generic, &spr_write_generic,
7269 0x00000000);
7270 spr_register(env, SPR_USPRG5, "USPRG5",
7271 &spr_read_ureg, SPR_NOACCESS,
7272 &spr_read_ureg, SPR_NOACCESS,
7273 0x00000000);
7274 spr_register(env, SPR_SPRG6, "SPRG6",
7275 SPR_NOACCESS, SPR_NOACCESS,
7276 &spr_read_generic, &spr_write_generic,
7277 0x00000000);
7278 spr_register(env, SPR_USPRG6, "USPRG6",
7279 &spr_read_ureg, SPR_NOACCESS,
7280 &spr_read_ureg, SPR_NOACCESS,
7281 0x00000000);
7282 spr_register(env, SPR_SPRG7, "SPRG7",
7283 SPR_NOACCESS, SPR_NOACCESS,
7284 &spr_read_generic, &spr_write_generic,
7285 0x00000000);
7286 spr_register(env, SPR_USPRG7, "USPRG7",
7287 &spr_read_ureg, SPR_NOACCESS,
7288 &spr_read_ureg, SPR_NOACCESS,
7289 0x00000000);
7290 /* Memory management */
7291 gen_low_BATs(env);
7292 gen_high_BATs(env);
7293 gen_74xx_soft_tlb(env, 128, 2);
7294 init_excp_7450(env);
7295 env->dcache_line_size = 32;
7296 env->icache_line_size = 32;
7297 /* Allocate hardware IRQ controller */
7298 ppc6xx_irq_init(env_archcpu(env));
7299 }
7300
7301 POWERPC_FAMILY(7457)(ObjectClass *oc, void *data)
7302 {
7303 DeviceClass *dc = DEVICE_CLASS(oc);
7304 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
7305
7306 dc->desc = "PowerPC 7457 (aka G4)";
7307 pcc->init_proc = init_proc_7457;
7308 pcc->check_pow = check_pow_hid0_74xx;
7309 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
7310 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
7311 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
7312 PPC_FLOAT_STFIWX |
7313 PPC_CACHE | PPC_CACHE_ICBI |
7314 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
7315 PPC_MEM_SYNC | PPC_MEM_EIEIO |
7316 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
7317 PPC_MEM_TLBIA | PPC_74xx_TLB |
7318 PPC_SEGMENT | PPC_EXTERN |
7319 PPC_ALTIVEC;
7320 pcc->msr_mask = (1ull << MSR_VR) |
7321 (1ull << MSR_POW) |
7322 (1ull << MSR_ILE) |
7323 (1ull << MSR_EE) |
7324 (1ull << MSR_PR) |
7325 (1ull << MSR_FP) |
7326 (1ull << MSR_ME) |
7327 (1ull << MSR_FE0) |
7328 (1ull << MSR_SE) |
7329 (1ull << MSR_DE) |
7330 (1ull << MSR_FE1) |
7331 (1ull << MSR_EP) |
7332 (1ull << MSR_IR) |
7333 (1ull << MSR_DR) |
7334 (1ull << MSR_PMM) |
7335 (1ull << MSR_RI) |
7336 (1ull << MSR_LE);
7337 pcc->mmu_model = POWERPC_MMU_SOFT_74xx;
7338 pcc->excp_model = POWERPC_EXCP_74xx;
7339 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
7340 pcc->bfd_mach = bfd_mach_ppc_7400;
7341 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
7342 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
7343 POWERPC_FLAG_BUS_CLK;
7344 }
7345
init_proc_e600(CPUPPCState * env)7346 static void init_proc_e600(CPUPPCState *env)
7347 {
7348 gen_spr_ne_601(env);
7349 gen_spr_sdr1(env);
7350 gen_spr_7xx(env);
7351 /* Time base */
7352 gen_tbl(env);
7353 /* 74xx specific SPR */
7354 gen_spr_74xx(env);
7355 /* XXX : not implemented */
7356 spr_register(env, SPR_UBAMR, "UBAMR",
7357 &spr_read_ureg, SPR_NOACCESS,
7358 &spr_read_ureg, SPR_NOACCESS,
7359 0x00000000);
7360 /* XXX : not implemented */
7361 spr_register(env, SPR_LDSTCR, "LDSTCR",
7362 SPR_NOACCESS, SPR_NOACCESS,
7363 &spr_read_generic, &spr_write_generic,
7364 0x00000000);
7365 /* XXX : not implemented */
7366 spr_register(env, SPR_ICTRL, "ICTRL",
7367 SPR_NOACCESS, SPR_NOACCESS,
7368 &spr_read_generic, &spr_write_generic,
7369 0x00000000);
7370 /* XXX : not implemented */
7371 spr_register(env, SPR_MSSSR0, "MSSSR0",
7372 SPR_NOACCESS, SPR_NOACCESS,
7373 &spr_read_generic, &spr_write_generic,
7374 0x00000000);
7375 /* XXX : not implemented */
7376 spr_register(env, SPR_7XX_PMC5, "PMC5",
7377 SPR_NOACCESS, SPR_NOACCESS,
7378 &spr_read_generic, &spr_write_generic,
7379 0x00000000);
7380 /* XXX : not implemented */
7381 spr_register(env, SPR_7XX_UPMC5, "UPMC5",
7382 &spr_read_ureg, SPR_NOACCESS,
7383 &spr_read_ureg, SPR_NOACCESS,
7384 0x00000000);
7385 /* XXX : not implemented */
7386 spr_register(env, SPR_7XX_PMC6, "PMC6",
7387 SPR_NOACCESS, SPR_NOACCESS,
7388 &spr_read_generic, &spr_write_generic,
7389 0x00000000);
7390 /* XXX : not implemented */
7391 spr_register(env, SPR_7XX_UPMC6, "UPMC6",
7392 &spr_read_ureg, SPR_NOACCESS,
7393 &spr_read_ureg, SPR_NOACCESS,
7394 0x00000000);
7395 /* SPRGs */
7396 spr_register(env, SPR_SPRG4, "SPRG4",
7397 SPR_NOACCESS, SPR_NOACCESS,
7398 &spr_read_generic, &spr_write_generic,
7399 0x00000000);
7400 spr_register(env, SPR_USPRG4, "USPRG4",
7401 &spr_read_ureg, SPR_NOACCESS,
7402 &spr_read_ureg, SPR_NOACCESS,
7403 0x00000000);
7404 spr_register(env, SPR_SPRG5, "SPRG5",
7405 SPR_NOACCESS, SPR_NOACCESS,
7406 &spr_read_generic, &spr_write_generic,
7407 0x00000000);
7408 spr_register(env, SPR_USPRG5, "USPRG5",
7409 &spr_read_ureg, SPR_NOACCESS,
7410 &spr_read_ureg, SPR_NOACCESS,
7411 0x00000000);
7412 spr_register(env, SPR_SPRG6, "SPRG6",
7413 SPR_NOACCESS, SPR_NOACCESS,
7414 &spr_read_generic, &spr_write_generic,
7415 0x00000000);
7416 spr_register(env, SPR_USPRG6, "USPRG6",
7417 &spr_read_ureg, SPR_NOACCESS,
7418 &spr_read_ureg, SPR_NOACCESS,
7419 0x00000000);
7420 spr_register(env, SPR_SPRG7, "SPRG7",
7421 SPR_NOACCESS, SPR_NOACCESS,
7422 &spr_read_generic, &spr_write_generic,
7423 0x00000000);
7424 spr_register(env, SPR_USPRG7, "USPRG7",
7425 &spr_read_ureg, SPR_NOACCESS,
7426 &spr_read_ureg, SPR_NOACCESS,
7427 0x00000000);
7428 /* Memory management */
7429 gen_low_BATs(env);
7430 gen_high_BATs(env);
7431 gen_74xx_soft_tlb(env, 128, 2);
7432 init_excp_7450(env);
7433 env->dcache_line_size = 32;
7434 env->icache_line_size = 32;
7435 /* Allocate hardware IRQ controller */
7436 ppc6xx_irq_init(env_archcpu(env));
7437 }
7438
POWERPC_FAMILY(e600)7439 POWERPC_FAMILY(e600)(ObjectClass *oc, void *data)
7440 {
7441 DeviceClass *dc = DEVICE_CLASS(oc);
7442 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
7443
7444 dc->desc = "PowerPC e600";
7445 pcc->init_proc = init_proc_e600;
7446 pcc->check_pow = check_pow_hid0_74xx;
7447 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
7448 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
7449 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
7450 PPC_FLOAT_STFIWX |
7451 PPC_CACHE | PPC_CACHE_ICBI |
7452 PPC_CACHE_DCBA | PPC_CACHE_DCBZ |
7453 PPC_MEM_SYNC | PPC_MEM_EIEIO |
7454 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
7455 PPC_MEM_TLBIA | PPC_74xx_TLB |
7456 PPC_SEGMENT | PPC_EXTERN |
7457 PPC_ALTIVEC;
7458 pcc->insns_flags2 = PPC_NONE;
7459 pcc->msr_mask = (1ull << MSR_VR) |
7460 (1ull << MSR_POW) |
7461 (1ull << MSR_ILE) |
7462 (1ull << MSR_EE) |
7463 (1ull << MSR_PR) |
7464 (1ull << MSR_FP) |
7465 (1ull << MSR_ME) |
7466 (1ull << MSR_FE0) |
7467 (1ull << MSR_SE) |
7468 (1ull << MSR_DE) |
7469 (1ull << MSR_FE1) |
7470 (1ull << MSR_EP) |
7471 (1ull << MSR_IR) |
7472 (1ull << MSR_DR) |
7473 (1ull << MSR_PMM) |
7474 (1ull << MSR_RI) |
7475 (1ull << MSR_LE);
7476 pcc->mmu_model = POWERPC_MMU_32B;
7477 #if defined(CONFIG_SOFTMMU)
7478 pcc->handle_mmu_fault = ppc_hash32_handle_mmu_fault;
7479 #endif
7480 pcc->excp_model = POWERPC_EXCP_74xx;
7481 pcc->bus_model = PPC_FLAGS_INPUT_6xx;
7482 pcc->bfd_mach = bfd_mach_ppc_7400;
7483 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
7484 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
7485 POWERPC_FLAG_BUS_CLK;
7486 }
7487
7488 #if defined(TARGET_PPC64)
7489 #if defined(CONFIG_USER_ONLY)
7490 #define POWERPC970_HID5_INIT 0x00000080
7491 #else
7492 #define POWERPC970_HID5_INIT 0x00000000
7493 #endif
7494
gen_fscr_facility_check(DisasContext * ctx,int facility_sprn,int bit,int sprn,int cause)7495 static void gen_fscr_facility_check(DisasContext *ctx, int facility_sprn,
7496 int bit, int sprn, int cause)
7497 {
7498 TCGv_i32 t1 = tcg_const_i32(bit);
7499 TCGv_i32 t2 = tcg_const_i32(sprn);
7500 TCGv_i32 t3 = tcg_const_i32(cause);
7501
7502 gen_helper_fscr_facility_check(cpu_env, t1, t2, t3);
7503
7504 tcg_temp_free_i32(t3);
7505 tcg_temp_free_i32(t2);
7506 tcg_temp_free_i32(t1);
7507 }
7508
gen_msr_facility_check(DisasContext * ctx,int facility_sprn,int bit,int sprn,int cause)7509 static void gen_msr_facility_check(DisasContext *ctx, int facility_sprn,
7510 int bit, int sprn, int cause)
7511 {
7512 TCGv_i32 t1 = tcg_const_i32(bit);
7513 TCGv_i32 t2 = tcg_const_i32(sprn);
7514 TCGv_i32 t3 = tcg_const_i32(cause);
7515
7516 gen_helper_msr_facility_check(cpu_env, t1, t2, t3);
7517
7518 tcg_temp_free_i32(t3);
7519 tcg_temp_free_i32(t2);
7520 tcg_temp_free_i32(t1);
7521 }
7522
spr_read_prev_upper32(DisasContext * ctx,int gprn,int sprn)7523 static void spr_read_prev_upper32(DisasContext *ctx, int gprn, int sprn)
7524 {
7525 TCGv spr_up = tcg_temp_new();
7526 TCGv spr = tcg_temp_new();
7527
7528 gen_load_spr(spr, sprn - 1);
7529 tcg_gen_shri_tl(spr_up, spr, 32);
7530 tcg_gen_ext32u_tl(cpu_gpr[gprn], spr_up);
7531
7532 tcg_temp_free(spr);
7533 tcg_temp_free(spr_up);
7534 }
7535
spr_write_prev_upper32(DisasContext * ctx,int sprn,int gprn)7536 static void spr_write_prev_upper32(DisasContext *ctx, int sprn, int gprn)
7537 {
7538 TCGv spr = tcg_temp_new();
7539
7540 gen_load_spr(spr, sprn - 1);
7541 tcg_gen_deposit_tl(spr, spr, cpu_gpr[gprn], 32, 32);
7542 gen_store_spr(sprn - 1, spr);
7543
7544 tcg_temp_free(spr);
7545 }
7546
check_pow_970(CPUPPCState * env)7547 static int check_pow_970(CPUPPCState *env)
7548 {
7549 if (env->spr[SPR_HID0] & (HID0_DEEPNAP | HID0_DOZE | HID0_NAP)) {
7550 return 1;
7551 }
7552
7553 return 0;
7554 }
7555
gen_spr_970_hid(CPUPPCState * env)7556 static void gen_spr_970_hid(CPUPPCState *env)
7557 {
7558 /* Hardware implementation registers */
7559 /* XXX : not implemented */
7560 spr_register(env, SPR_HID0, "HID0",
7561 SPR_NOACCESS, SPR_NOACCESS,
7562 &spr_read_generic, &spr_write_clear,
7563 0x60000000);
7564 spr_register(env, SPR_HID1, "HID1",
7565 SPR_NOACCESS, SPR_NOACCESS,
7566 &spr_read_generic, &spr_write_generic,
7567 0x00000000);
7568 spr_register(env, SPR_970_HID5, "HID5",
7569 SPR_NOACCESS, SPR_NOACCESS,
7570 &spr_read_generic, &spr_write_generic,
7571 POWERPC970_HID5_INIT);
7572 }
7573
gen_spr_970_hior(CPUPPCState * env)7574 static void gen_spr_970_hior(CPUPPCState *env)
7575 {
7576 spr_register(env, SPR_HIOR, "SPR_HIOR",
7577 SPR_NOACCESS, SPR_NOACCESS,
7578 &spr_read_hior, &spr_write_hior,
7579 0x00000000);
7580 }
7581
gen_spr_book3s_ctrl(CPUPPCState * env)7582 static void gen_spr_book3s_ctrl(CPUPPCState *env)
7583 {
7584 spr_register(env, SPR_CTRL, "SPR_CTRL",
7585 SPR_NOACCESS, SPR_NOACCESS,
7586 SPR_NOACCESS, &spr_write_generic,
7587 0x00000000);
7588 spr_register(env, SPR_UCTRL, "SPR_UCTRL",
7589 &spr_read_ureg, SPR_NOACCESS,
7590 &spr_read_ureg, SPR_NOACCESS,
7591 0x00000000);
7592 }
7593
gen_spr_book3s_altivec(CPUPPCState * env)7594 static void gen_spr_book3s_altivec(CPUPPCState *env)
7595 {
7596 if (!(env->insns_flags & PPC_ALTIVEC)) {
7597 return;
7598 }
7599
7600 spr_register_kvm(env, SPR_VRSAVE, "VRSAVE",
7601 &spr_read_generic, &spr_write_generic,
7602 &spr_read_generic, &spr_write_generic,
7603 KVM_REG_PPC_VRSAVE, 0x00000000);
7604
7605 /*
7606 * Can't find information on what this should be on reset. This
7607 * value is the one used by 74xx processors.
7608 */
7609 vscr_init(env, 0x00010000);
7610 }
7611
gen_spr_book3s_dbg(CPUPPCState * env)7612 static void gen_spr_book3s_dbg(CPUPPCState *env)
7613 {
7614 /*
7615 * TODO: different specs define different scopes for these,
7616 * will have to address this:
7617 * 970: super/write and super/read
7618 * powerisa 2.03..2.04: hypv/write and super/read.
7619 * powerisa 2.05 and newer: hypv/write and hypv/read.
7620 */
7621 spr_register_kvm(env, SPR_DABR, "DABR",
7622 SPR_NOACCESS, SPR_NOACCESS,
7623 &spr_read_generic, &spr_write_generic,
7624 KVM_REG_PPC_DABR, 0x00000000);
7625 spr_register_kvm(env, SPR_DABRX, "DABRX",
7626 SPR_NOACCESS, SPR_NOACCESS,
7627 &spr_read_generic, &spr_write_generic,
7628 KVM_REG_PPC_DABRX, 0x00000000);
7629 }
7630
gen_spr_book3s_207_dbg(CPUPPCState * env)7631 static void gen_spr_book3s_207_dbg(CPUPPCState *env)
7632 {
7633 spr_register_kvm_hv(env, SPR_DAWR, "DAWR",
7634 SPR_NOACCESS, SPR_NOACCESS,
7635 SPR_NOACCESS, SPR_NOACCESS,
7636 &spr_read_generic, &spr_write_generic,
7637 KVM_REG_PPC_DAWR, 0x00000000);
7638 spr_register_kvm_hv(env, SPR_DAWRX, "DAWRX",
7639 SPR_NOACCESS, SPR_NOACCESS,
7640 SPR_NOACCESS, SPR_NOACCESS,
7641 &spr_read_generic, &spr_write_generic,
7642 KVM_REG_PPC_DAWRX, 0x00000000);
7643 spr_register_kvm_hv(env, SPR_CIABR, "CIABR",
7644 SPR_NOACCESS, SPR_NOACCESS,
7645 SPR_NOACCESS, SPR_NOACCESS,
7646 &spr_read_generic, &spr_write_generic,
7647 KVM_REG_PPC_CIABR, 0x00000000);
7648 }
7649
gen_spr_970_dbg(CPUPPCState * env)7650 static void gen_spr_970_dbg(CPUPPCState *env)
7651 {
7652 /* Breakpoints */
7653 spr_register(env, SPR_IABR, "IABR",
7654 SPR_NOACCESS, SPR_NOACCESS,
7655 &spr_read_generic, &spr_write_generic,
7656 0x00000000);
7657 }
7658
gen_spr_book3s_pmu_sup(CPUPPCState * env)7659 static void gen_spr_book3s_pmu_sup(CPUPPCState *env)
7660 {
7661 spr_register_kvm(env, SPR_POWER_MMCR0, "MMCR0",
7662 SPR_NOACCESS, SPR_NOACCESS,
7663 &spr_read_generic, &spr_write_generic,
7664 KVM_REG_PPC_MMCR0, 0x00000000);
7665 spr_register_kvm(env, SPR_POWER_MMCR1, "MMCR1",
7666 SPR_NOACCESS, SPR_NOACCESS,
7667 &spr_read_generic, &spr_write_generic,
7668 KVM_REG_PPC_MMCR1, 0x00000000);
7669 spr_register_kvm(env, SPR_POWER_MMCRA, "MMCRA",
7670 SPR_NOACCESS, SPR_NOACCESS,
7671 &spr_read_generic, &spr_write_generic,
7672 KVM_REG_PPC_MMCRA, 0x00000000);
7673 spr_register_kvm(env, SPR_POWER_PMC1, "PMC1",
7674 SPR_NOACCESS, SPR_NOACCESS,
7675 &spr_read_generic, &spr_write_generic,
7676 KVM_REG_PPC_PMC1, 0x00000000);
7677 spr_register_kvm(env, SPR_POWER_PMC2, "PMC2",
7678 SPR_NOACCESS, SPR_NOACCESS,
7679 &spr_read_generic, &spr_write_generic,
7680 KVM_REG_PPC_PMC2, 0x00000000);
7681 spr_register_kvm(env, SPR_POWER_PMC3, "PMC3",
7682 SPR_NOACCESS, SPR_NOACCESS,
7683 &spr_read_generic, &spr_write_generic,
7684 KVM_REG_PPC_PMC3, 0x00000000);
7685 spr_register_kvm(env, SPR_POWER_PMC4, "PMC4",
7686 SPR_NOACCESS, SPR_NOACCESS,
7687 &spr_read_generic, &spr_write_generic,
7688 KVM_REG_PPC_PMC4, 0x00000000);
7689 spr_register_kvm(env, SPR_POWER_PMC5, "PMC5",
7690 SPR_NOACCESS, SPR_NOACCESS,
7691 &spr_read_generic, &spr_write_generic,
7692 KVM_REG_PPC_PMC5, 0x00000000);
7693 spr_register_kvm(env, SPR_POWER_PMC6, "PMC6",
7694 SPR_NOACCESS, SPR_NOACCESS,
7695 &spr_read_generic, &spr_write_generic,
7696 KVM_REG_PPC_PMC6, 0x00000000);
7697 spr_register_kvm(env, SPR_POWER_SIAR, "SIAR",
7698 SPR_NOACCESS, SPR_NOACCESS,
7699 &spr_read_generic, &spr_write_generic,
7700 KVM_REG_PPC_SIAR, 0x00000000);
7701 spr_register_kvm(env, SPR_POWER_SDAR, "SDAR",
7702 SPR_NOACCESS, SPR_NOACCESS,
7703 &spr_read_generic, &spr_write_generic,
7704 KVM_REG_PPC_SDAR, 0x00000000);
7705 }
7706
gen_spr_book3s_pmu_user(CPUPPCState * env)7707 static void gen_spr_book3s_pmu_user(CPUPPCState *env)
7708 {
7709 spr_register(env, SPR_POWER_UMMCR0, "UMMCR0",
7710 &spr_read_ureg, SPR_NOACCESS,
7711 &spr_read_ureg, &spr_write_ureg,
7712 0x00000000);
7713 spr_register(env, SPR_POWER_UMMCR1, "UMMCR1",
7714 &spr_read_ureg, SPR_NOACCESS,
7715 &spr_read_ureg, &spr_write_ureg,
7716 0x00000000);
7717 spr_register(env, SPR_POWER_UMMCRA, "UMMCRA",
7718 &spr_read_ureg, SPR_NOACCESS,
7719 &spr_read_ureg, &spr_write_ureg,
7720 0x00000000);
7721 spr_register(env, SPR_POWER_UPMC1, "UPMC1",
7722 &spr_read_ureg, SPR_NOACCESS,
7723 &spr_read_ureg, &spr_write_ureg,
7724 0x00000000);
7725 spr_register(env, SPR_POWER_UPMC2, "UPMC2",
7726 &spr_read_ureg, SPR_NOACCESS,
7727 &spr_read_ureg, &spr_write_ureg,
7728 0x00000000);
7729 spr_register(env, SPR_POWER_UPMC3, "UPMC3",
7730 &spr_read_ureg, SPR_NOACCESS,
7731 &spr_read_ureg, &spr_write_ureg,
7732 0x00000000);
7733 spr_register(env, SPR_POWER_UPMC4, "UPMC4",
7734 &spr_read_ureg, SPR_NOACCESS,
7735 &spr_read_ureg, &spr_write_ureg,
7736 0x00000000);
7737 spr_register(env, SPR_POWER_UPMC5, "UPMC5",
7738 &spr_read_ureg, SPR_NOACCESS,
7739 &spr_read_ureg, &spr_write_ureg,
7740 0x00000000);
7741 spr_register(env, SPR_POWER_UPMC6, "UPMC6",
7742 &spr_read_ureg, SPR_NOACCESS,
7743 &spr_read_ureg, &spr_write_ureg,
7744 0x00000000);
7745 spr_register(env, SPR_POWER_USIAR, "USIAR",
7746 &spr_read_ureg, SPR_NOACCESS,
7747 &spr_read_ureg, &spr_write_ureg,
7748 0x00000000);
7749 spr_register(env, SPR_POWER_USDAR, "USDAR",
7750 &spr_read_ureg, SPR_NOACCESS,
7751 &spr_read_ureg, &spr_write_ureg,
7752 0x00000000);
7753 }
7754
gen_spr_970_pmu_sup(CPUPPCState * env)7755 static void gen_spr_970_pmu_sup(CPUPPCState *env)
7756 {
7757 spr_register_kvm(env, SPR_970_PMC7, "PMC7",
7758 SPR_NOACCESS, SPR_NOACCESS,
7759 &spr_read_generic, &spr_write_generic,
7760 KVM_REG_PPC_PMC7, 0x00000000);
7761 spr_register_kvm(env, SPR_970_PMC8, "PMC8",
7762 SPR_NOACCESS, SPR_NOACCESS,
7763 &spr_read_generic, &spr_write_generic,
7764 KVM_REG_PPC_PMC8, 0x00000000);
7765 }
7766
gen_spr_970_pmu_user(CPUPPCState * env)7767 static void gen_spr_970_pmu_user(CPUPPCState *env)
7768 {
7769 spr_register(env, SPR_970_UPMC7, "UPMC7",
7770 &spr_read_ureg, SPR_NOACCESS,
7771 &spr_read_ureg, &spr_write_ureg,
7772 0x00000000);
7773 spr_register(env, SPR_970_UPMC8, "UPMC8",
7774 &spr_read_ureg, SPR_NOACCESS,
7775 &spr_read_ureg, &spr_write_ureg,
7776 0x00000000);
7777 }
7778
gen_spr_power8_pmu_sup(CPUPPCState * env)7779 static void gen_spr_power8_pmu_sup(CPUPPCState *env)
7780 {
7781 spr_register_kvm(env, SPR_POWER_MMCR2, "MMCR2",
7782 SPR_NOACCESS, SPR_NOACCESS,
7783 &spr_read_generic, &spr_write_generic,
7784 KVM_REG_PPC_MMCR2, 0x00000000);
7785 spr_register_kvm(env, SPR_POWER_MMCRS, "MMCRS",
7786 SPR_NOACCESS, SPR_NOACCESS,
7787 &spr_read_generic, &spr_write_generic,
7788 KVM_REG_PPC_MMCRS, 0x00000000);
7789 spr_register_kvm(env, SPR_POWER_SIER, "SIER",
7790 SPR_NOACCESS, SPR_NOACCESS,
7791 &spr_read_generic, &spr_write_generic,
7792 KVM_REG_PPC_SIER, 0x00000000);
7793 spr_register_kvm(env, SPR_POWER_SPMC1, "SPMC1",
7794 SPR_NOACCESS, SPR_NOACCESS,
7795 &spr_read_generic, &spr_write_generic,
7796 KVM_REG_PPC_SPMC1, 0x00000000);
7797 spr_register_kvm(env, SPR_POWER_SPMC2, "SPMC2",
7798 SPR_NOACCESS, SPR_NOACCESS,
7799 &spr_read_generic, &spr_write_generic,
7800 KVM_REG_PPC_SPMC2, 0x00000000);
7801 spr_register_kvm(env, SPR_TACR, "TACR",
7802 SPR_NOACCESS, SPR_NOACCESS,
7803 &spr_read_generic, &spr_write_generic,
7804 KVM_REG_PPC_TACR, 0x00000000);
7805 spr_register_kvm(env, SPR_TCSCR, "TCSCR",
7806 SPR_NOACCESS, SPR_NOACCESS,
7807 &spr_read_generic, &spr_write_generic,
7808 KVM_REG_PPC_TCSCR, 0x00000000);
7809 spr_register_kvm(env, SPR_CSIGR, "CSIGR",
7810 SPR_NOACCESS, SPR_NOACCESS,
7811 &spr_read_generic, &spr_write_generic,
7812 KVM_REG_PPC_CSIGR, 0x00000000);
7813 }
7814
gen_spr_power8_pmu_user(CPUPPCState * env)7815 static void gen_spr_power8_pmu_user(CPUPPCState *env)
7816 {
7817 spr_register(env, SPR_POWER_UMMCR2, "UMMCR2",
7818 &spr_read_ureg, SPR_NOACCESS,
7819 &spr_read_ureg, &spr_write_ureg,
7820 0x00000000);
7821 spr_register(env, SPR_POWER_USIER, "USIER",
7822 &spr_read_generic, SPR_NOACCESS,
7823 &spr_read_generic, &spr_write_generic,
7824 0x00000000);
7825 }
7826
gen_spr_power5p_ear(CPUPPCState * env)7827 static void gen_spr_power5p_ear(CPUPPCState *env)
7828 {
7829 /* External access control */
7830 spr_register(env, SPR_EAR, "EAR",
7831 SPR_NOACCESS, SPR_NOACCESS,
7832 &spr_read_generic, &spr_write_generic,
7833 0x00000000);
7834 }
7835
7836 #if !defined(CONFIG_USER_ONLY)
spr_write_hmer(DisasContext * ctx,int sprn,int gprn)7837 static void spr_write_hmer(DisasContext *ctx, int sprn, int gprn)
7838 {
7839 TCGv hmer = tcg_temp_new();
7840
7841 gen_load_spr(hmer, sprn);
7842 tcg_gen_and_tl(hmer, cpu_gpr[gprn], hmer);
7843 gen_store_spr(sprn, hmer);
7844 spr_store_dump_spr(sprn);
7845 tcg_temp_free(hmer);
7846 }
7847
spr_write_lpcr(DisasContext * ctx,int sprn,int gprn)7848 static void spr_write_lpcr(DisasContext *ctx, int sprn, int gprn)
7849 {
7850 gen_helper_store_lpcr(cpu_env, cpu_gpr[gprn]);
7851 }
7852
spr_write_970_hid4(DisasContext * ctx,int sprn,int gprn)7853 static void spr_write_970_hid4(DisasContext *ctx, int sprn, int gprn)
7854 {
7855 #if defined(TARGET_PPC64)
7856 spr_write_generic(ctx, sprn, gprn);
7857 gen_helper_store_lpcr(cpu_env, cpu_gpr[gprn]);
7858 #endif
7859 }
7860
7861 #endif /* !defined(CONFIG_USER_ONLY) */
7862
gen_spr_970_lpar(CPUPPCState * env)7863 static void gen_spr_970_lpar(CPUPPCState *env)
7864 {
7865 #if !defined(CONFIG_USER_ONLY)
7866 /* Logical partitionning */
7867 /* PPC970: HID4 is effectively the LPCR */
7868 spr_register(env, SPR_970_HID4, "HID4",
7869 SPR_NOACCESS, SPR_NOACCESS,
7870 &spr_read_generic, &spr_write_970_hid4,
7871 0x00000000);
7872 #endif
7873 }
7874
gen_spr_power5p_lpar(CPUPPCState * env)7875 static void gen_spr_power5p_lpar(CPUPPCState *env)
7876 {
7877 #if !defined(CONFIG_USER_ONLY)
7878 /* Logical partitionning */
7879 spr_register_kvm_hv(env, SPR_LPCR, "LPCR",
7880 SPR_NOACCESS, SPR_NOACCESS,
7881 SPR_NOACCESS, SPR_NOACCESS,
7882 &spr_read_generic, &spr_write_lpcr,
7883 KVM_REG_PPC_LPCR, LPCR_LPES0 | LPCR_LPES1);
7884 spr_register_hv(env, SPR_HDEC, "HDEC",
7885 SPR_NOACCESS, SPR_NOACCESS,
7886 SPR_NOACCESS, SPR_NOACCESS,
7887 &spr_read_hdecr, &spr_write_hdecr, 0);
7888 #endif
7889 }
7890
gen_spr_book3s_ids(CPUPPCState * env)7891 static void gen_spr_book3s_ids(CPUPPCState *env)
7892 {
7893 /* FIXME: Will need to deal with thread vs core only SPRs */
7894
7895 /* Processor identification */
7896 spr_register_hv(env, SPR_PIR, "PIR",
7897 SPR_NOACCESS, SPR_NOACCESS,
7898 &spr_read_generic, SPR_NOACCESS,
7899 &spr_read_generic, NULL,
7900 0x00000000);
7901 spr_register_hv(env, SPR_HID0, "HID0",
7902 SPR_NOACCESS, SPR_NOACCESS,
7903 SPR_NOACCESS, SPR_NOACCESS,
7904 &spr_read_generic, &spr_write_generic,
7905 0x00000000);
7906 spr_register_hv(env, SPR_TSCR, "TSCR",
7907 SPR_NOACCESS, SPR_NOACCESS,
7908 SPR_NOACCESS, SPR_NOACCESS,
7909 &spr_read_generic, &spr_write_generic,
7910 0x00000000);
7911 spr_register_hv(env, SPR_HMER, "HMER",
7912 SPR_NOACCESS, SPR_NOACCESS,
7913 SPR_NOACCESS, SPR_NOACCESS,
7914 &spr_read_generic, &spr_write_hmer,
7915 0x00000000);
7916 spr_register_hv(env, SPR_HMEER, "HMEER",
7917 SPR_NOACCESS, SPR_NOACCESS,
7918 SPR_NOACCESS, SPR_NOACCESS,
7919 &spr_read_generic, &spr_write_generic,
7920 0x00000000);
7921 spr_register_hv(env, SPR_TFMR, "TFMR",
7922 SPR_NOACCESS, SPR_NOACCESS,
7923 SPR_NOACCESS, SPR_NOACCESS,
7924 &spr_read_generic, &spr_write_generic,
7925 0x00000000);
7926 spr_register_hv(env, SPR_LPIDR, "LPIDR",
7927 SPR_NOACCESS, SPR_NOACCESS,
7928 SPR_NOACCESS, SPR_NOACCESS,
7929 &spr_read_generic, &spr_write_lpidr,
7930 0x00000000);
7931 spr_register_hv(env, SPR_HFSCR, "HFSCR",
7932 SPR_NOACCESS, SPR_NOACCESS,
7933 SPR_NOACCESS, SPR_NOACCESS,
7934 &spr_read_generic, &spr_write_generic,
7935 0x00000000);
7936 spr_register_hv(env, SPR_MMCRC, "MMCRC",
7937 SPR_NOACCESS, SPR_NOACCESS,
7938 SPR_NOACCESS, SPR_NOACCESS,
7939 &spr_read_generic, &spr_write_generic,
7940 0x00000000);
7941 spr_register_hv(env, SPR_MMCRH, "MMCRH",
7942 SPR_NOACCESS, SPR_NOACCESS,
7943 SPR_NOACCESS, SPR_NOACCESS,
7944 &spr_read_generic, &spr_write_generic,
7945 0x00000000);
7946 spr_register_hv(env, SPR_HSPRG0, "HSPRG0",
7947 SPR_NOACCESS, SPR_NOACCESS,
7948 SPR_NOACCESS, SPR_NOACCESS,
7949 &spr_read_generic, &spr_write_generic,
7950 0x00000000);
7951 spr_register_hv(env, SPR_HSPRG1, "HSPRG1",
7952 SPR_NOACCESS, SPR_NOACCESS,
7953 SPR_NOACCESS, SPR_NOACCESS,
7954 &spr_read_generic, &spr_write_generic,
7955 0x00000000);
7956 spr_register_hv(env, SPR_HSRR0, "HSRR0",
7957 SPR_NOACCESS, SPR_NOACCESS,
7958 SPR_NOACCESS, SPR_NOACCESS,
7959 &spr_read_generic, &spr_write_generic,
7960 0x00000000);
7961 spr_register_hv(env, SPR_HSRR1, "HSRR1",
7962 SPR_NOACCESS, SPR_NOACCESS,
7963 SPR_NOACCESS, SPR_NOACCESS,
7964 &spr_read_generic, &spr_write_generic,
7965 0x00000000);
7966 spr_register_hv(env, SPR_HDAR, "HDAR",
7967 SPR_NOACCESS, SPR_NOACCESS,
7968 SPR_NOACCESS, SPR_NOACCESS,
7969 &spr_read_generic, &spr_write_generic,
7970 0x00000000);
7971 spr_register_hv(env, SPR_HDSISR, "HDSISR",
7972 SPR_NOACCESS, SPR_NOACCESS,
7973 SPR_NOACCESS, SPR_NOACCESS,
7974 &spr_read_generic, &spr_write_generic,
7975 0x00000000);
7976 spr_register_hv(env, SPR_RMOR, "RMOR",
7977 SPR_NOACCESS, SPR_NOACCESS,
7978 SPR_NOACCESS, SPR_NOACCESS,
7979 &spr_read_generic, &spr_write_generic,
7980 0x00000000);
7981 spr_register_hv(env, SPR_HRMOR, "HRMOR",
7982 SPR_NOACCESS, SPR_NOACCESS,
7983 SPR_NOACCESS, SPR_NOACCESS,
7984 &spr_read_generic, &spr_write_generic,
7985 0x00000000);
7986 }
7987
gen_spr_power8_ids(CPUPPCState * env)7988 static void gen_spr_power8_ids(CPUPPCState *env)
7989 {
7990 /* Thread identification */
7991 spr_register(env, SPR_TIR, "TIR",
7992 SPR_NOACCESS, SPR_NOACCESS,
7993 &spr_read_generic, SPR_NOACCESS,
7994 0x00000000);
7995 }
7996
gen_spr_book3s_purr(CPUPPCState * env)7997 static void gen_spr_book3s_purr(CPUPPCState *env)
7998 {
7999 #if !defined(CONFIG_USER_ONLY)
8000 /* PURR & SPURR: Hack - treat these as aliases for the TB for now */
8001 spr_register_kvm(env, SPR_PURR, "PURR",
8002 &spr_read_purr, SPR_NOACCESS,
8003 &spr_read_purr, SPR_NOACCESS,
8004 KVM_REG_PPC_PURR, 0x00000000);
8005 spr_register_kvm(env, SPR_SPURR, "SPURR",
8006 &spr_read_purr, SPR_NOACCESS,
8007 &spr_read_purr, SPR_NOACCESS,
8008 KVM_REG_PPC_SPURR, 0x00000000);
8009 #endif
8010 }
8011
gen_spr_power6_dbg(CPUPPCState * env)8012 static void gen_spr_power6_dbg(CPUPPCState *env)
8013 {
8014 #if !defined(CONFIG_USER_ONLY)
8015 spr_register(env, SPR_CFAR, "SPR_CFAR",
8016 SPR_NOACCESS, SPR_NOACCESS,
8017 &spr_read_cfar, &spr_write_cfar,
8018 0x00000000);
8019 #endif
8020 }
8021
gen_spr_power5p_common(CPUPPCState * env)8022 static void gen_spr_power5p_common(CPUPPCState *env)
8023 {
8024 spr_register_kvm(env, SPR_PPR, "PPR",
8025 &spr_read_generic, &spr_write_generic,
8026 &spr_read_generic, &spr_write_generic,
8027 KVM_REG_PPC_PPR, 0x00000000);
8028 }
8029
gen_spr_power6_common(CPUPPCState * env)8030 static void gen_spr_power6_common(CPUPPCState *env)
8031 {
8032 #if !defined(CONFIG_USER_ONLY)
8033 spr_register_kvm(env, SPR_DSCR, "SPR_DSCR",
8034 SPR_NOACCESS, SPR_NOACCESS,
8035 &spr_read_generic, &spr_write_generic,
8036 KVM_REG_PPC_DSCR, 0x00000000);
8037 #endif
8038 /*
8039 * Register PCR to report POWERPC_EXCP_PRIV_REG instead of
8040 * POWERPC_EXCP_INVAL_SPR in userspace. Permit hypervisor access.
8041 */
8042 spr_register_hv(env, SPR_PCR, "PCR",
8043 SPR_NOACCESS, SPR_NOACCESS,
8044 SPR_NOACCESS, SPR_NOACCESS,
8045 &spr_read_generic, &spr_write_pcr,
8046 0x00000000);
8047 }
8048
spr_read_tar(DisasContext * ctx,int gprn,int sprn)8049 static void spr_read_tar(DisasContext *ctx, int gprn, int sprn)
8050 {
8051 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR);
8052 spr_read_generic(ctx, gprn, sprn);
8053 }
8054
spr_write_tar(DisasContext * ctx,int sprn,int gprn)8055 static void spr_write_tar(DisasContext *ctx, int sprn, int gprn)
8056 {
8057 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR);
8058 spr_write_generic(ctx, sprn, gprn);
8059 }
8060
gen_spr_power8_tce_address_control(CPUPPCState * env)8061 static void gen_spr_power8_tce_address_control(CPUPPCState *env)
8062 {
8063 spr_register_kvm(env, SPR_TAR, "TAR",
8064 &spr_read_tar, &spr_write_tar,
8065 &spr_read_generic, &spr_write_generic,
8066 KVM_REG_PPC_TAR, 0x00000000);
8067 }
8068
spr_read_tm(DisasContext * ctx,int gprn,int sprn)8069 static void spr_read_tm(DisasContext *ctx, int gprn, int sprn)
8070 {
8071 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM);
8072 spr_read_generic(ctx, gprn, sprn);
8073 }
8074
spr_write_tm(DisasContext * ctx,int sprn,int gprn)8075 static void spr_write_tm(DisasContext *ctx, int sprn, int gprn)
8076 {
8077 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM);
8078 spr_write_generic(ctx, sprn, gprn);
8079 }
8080
spr_read_tm_upper32(DisasContext * ctx,int gprn,int sprn)8081 static void spr_read_tm_upper32(DisasContext *ctx, int gprn, int sprn)
8082 {
8083 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM);
8084 spr_read_prev_upper32(ctx, gprn, sprn);
8085 }
8086
spr_write_tm_upper32(DisasContext * ctx,int sprn,int gprn)8087 static void spr_write_tm_upper32(DisasContext *ctx, int sprn, int gprn)
8088 {
8089 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM);
8090 spr_write_prev_upper32(ctx, sprn, gprn);
8091 }
8092
gen_spr_power8_tm(CPUPPCState * env)8093 static void gen_spr_power8_tm(CPUPPCState *env)
8094 {
8095 spr_register_kvm(env, SPR_TFHAR, "TFHAR",
8096 &spr_read_tm, &spr_write_tm,
8097 &spr_read_tm, &spr_write_tm,
8098 KVM_REG_PPC_TFHAR, 0x00000000);
8099 spr_register_kvm(env, SPR_TFIAR, "TFIAR",
8100 &spr_read_tm, &spr_write_tm,
8101 &spr_read_tm, &spr_write_tm,
8102 KVM_REG_PPC_TFIAR, 0x00000000);
8103 spr_register_kvm(env, SPR_TEXASR, "TEXASR",
8104 &spr_read_tm, &spr_write_tm,
8105 &spr_read_tm, &spr_write_tm,
8106 KVM_REG_PPC_TEXASR, 0x00000000);
8107 spr_register(env, SPR_TEXASRU, "TEXASRU",
8108 &spr_read_tm_upper32, &spr_write_tm_upper32,
8109 &spr_read_tm_upper32, &spr_write_tm_upper32,
8110 0x00000000);
8111 }
8112
spr_read_ebb(DisasContext * ctx,int gprn,int sprn)8113 static void spr_read_ebb(DisasContext *ctx, int gprn, int sprn)
8114 {
8115 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB);
8116 spr_read_generic(ctx, gprn, sprn);
8117 }
8118
spr_write_ebb(DisasContext * ctx,int sprn,int gprn)8119 static void spr_write_ebb(DisasContext *ctx, int sprn, int gprn)
8120 {
8121 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB);
8122 spr_write_generic(ctx, sprn, gprn);
8123 }
8124
spr_read_ebb_upper32(DisasContext * ctx,int gprn,int sprn)8125 static void spr_read_ebb_upper32(DisasContext *ctx, int gprn, int sprn)
8126 {
8127 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB);
8128 spr_read_prev_upper32(ctx, gprn, sprn);
8129 }
8130
spr_write_ebb_upper32(DisasContext * ctx,int sprn,int gprn)8131 static void spr_write_ebb_upper32(DisasContext *ctx, int sprn, int gprn)
8132 {
8133 gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB);
8134 spr_write_prev_upper32(ctx, sprn, gprn);
8135 }
8136
gen_spr_power8_ebb(CPUPPCState * env)8137 static void gen_spr_power8_ebb(CPUPPCState *env)
8138 {
8139 spr_register(env, SPR_BESCRS, "BESCRS",
8140 &spr_read_ebb, &spr_write_ebb,
8141 &spr_read_generic, &spr_write_generic,
8142 0x00000000);
8143 spr_register(env, SPR_BESCRSU, "BESCRSU",
8144 &spr_read_ebb_upper32, &spr_write_ebb_upper32,
8145 &spr_read_prev_upper32, &spr_write_prev_upper32,
8146 0x00000000);
8147 spr_register(env, SPR_BESCRR, "BESCRR",
8148 &spr_read_ebb, &spr_write_ebb,
8149 &spr_read_generic, &spr_write_generic,
8150 0x00000000);
8151 spr_register(env, SPR_BESCRRU, "BESCRRU",
8152 &spr_read_ebb_upper32, &spr_write_ebb_upper32,
8153 &spr_read_prev_upper32, &spr_write_prev_upper32,
8154 0x00000000);
8155 spr_register_kvm(env, SPR_EBBHR, "EBBHR",
8156 &spr_read_ebb, &spr_write_ebb,
8157 &spr_read_generic, &spr_write_generic,
8158 KVM_REG_PPC_EBBHR, 0x00000000);
8159 spr_register_kvm(env, SPR_EBBRR, "EBBRR",
8160 &spr_read_ebb, &spr_write_ebb,
8161 &spr_read_generic, &spr_write_generic,
8162 KVM_REG_PPC_EBBRR, 0x00000000);
8163 spr_register_kvm(env, SPR_BESCR, "BESCR",
8164 &spr_read_ebb, &spr_write_ebb,
8165 &spr_read_generic, &spr_write_generic,
8166 KVM_REG_PPC_BESCR, 0x00000000);
8167 }
8168
8169 /* Virtual Time Base */
gen_spr_vtb(CPUPPCState * env)8170 static void gen_spr_vtb(CPUPPCState *env)
8171 {
8172 spr_register_kvm(env, SPR_VTB, "VTB",
8173 SPR_NOACCESS, SPR_NOACCESS,
8174 &spr_read_tbl, SPR_NOACCESS,
8175 KVM_REG_PPC_VTB, 0x00000000);
8176 }
8177
gen_spr_power8_fscr(CPUPPCState * env)8178 static void gen_spr_power8_fscr(CPUPPCState *env)
8179 {
8180 #if defined(CONFIG_USER_ONLY)
8181 target_ulong initval = 1ULL << FSCR_TAR;
8182 #else
8183 target_ulong initval = 0;
8184 #endif
8185 spr_register_kvm(env, SPR_FSCR, "FSCR",
8186 SPR_NOACCESS, SPR_NOACCESS,
8187 &spr_read_generic, &spr_write_generic,
8188 KVM_REG_PPC_FSCR, initval);
8189 }
8190
gen_spr_power8_pspb(CPUPPCState * env)8191 static void gen_spr_power8_pspb(CPUPPCState *env)
8192 {
8193 spr_register_kvm(env, SPR_PSPB, "PSPB",
8194 SPR_NOACCESS, SPR_NOACCESS,
8195 &spr_read_generic, &spr_write_generic32,
8196 KVM_REG_PPC_PSPB, 0);
8197 }
8198
gen_spr_power8_dpdes(CPUPPCState * env)8199 static void gen_spr_power8_dpdes(CPUPPCState *env)
8200 {
8201 #if !defined(CONFIG_USER_ONLY)
8202 /* Directed Privileged Door-bell Exception State, used for IPI */
8203 spr_register(env, SPR_DPDES, "DPDES",
8204 SPR_NOACCESS, SPR_NOACCESS,
8205 &spr_read_generic, SPR_NOACCESS,
8206 0x00000000);
8207 #endif
8208 }
8209
gen_spr_power8_ic(CPUPPCState * env)8210 static void gen_spr_power8_ic(CPUPPCState *env)
8211 {
8212 #if !defined(CONFIG_USER_ONLY)
8213 spr_register_hv(env, SPR_IC, "IC",
8214 SPR_NOACCESS, SPR_NOACCESS,
8215 &spr_read_generic, SPR_NOACCESS,
8216 &spr_read_generic, &spr_write_generic,
8217 0);
8218 #endif
8219 }
8220
gen_spr_power8_book4(CPUPPCState * env)8221 static void gen_spr_power8_book4(CPUPPCState *env)
8222 {
8223 /* Add a number of P8 book4 registers */
8224 #if !defined(CONFIG_USER_ONLY)
8225 spr_register_kvm(env, SPR_ACOP, "ACOP",
8226 SPR_NOACCESS, SPR_NOACCESS,
8227 &spr_read_generic, &spr_write_generic,
8228 KVM_REG_PPC_ACOP, 0);
8229 spr_register_kvm(env, SPR_BOOKS_PID, "PID",
8230 SPR_NOACCESS, SPR_NOACCESS,
8231 &spr_read_generic, &spr_write_pidr,
8232 KVM_REG_PPC_PID, 0);
8233 spr_register_kvm(env, SPR_WORT, "WORT",
8234 SPR_NOACCESS, SPR_NOACCESS,
8235 &spr_read_generic, &spr_write_generic,
8236 KVM_REG_PPC_WORT, 0);
8237 #endif
8238 }
8239
gen_spr_power7_book4(CPUPPCState * env)8240 static void gen_spr_power7_book4(CPUPPCState *env)
8241 {
8242 /* Add a number of P7 book4 registers */
8243 #if !defined(CONFIG_USER_ONLY)
8244 spr_register_kvm(env, SPR_ACOP, "ACOP",
8245 SPR_NOACCESS, SPR_NOACCESS,
8246 &spr_read_generic, &spr_write_generic,
8247 KVM_REG_PPC_ACOP, 0);
8248 spr_register_kvm(env, SPR_BOOKS_PID, "PID",
8249 SPR_NOACCESS, SPR_NOACCESS,
8250 &spr_read_generic, &spr_write_generic,
8251 KVM_REG_PPC_PID, 0);
8252 #endif
8253 }
8254
gen_spr_power8_rpr(CPUPPCState * env)8255 static void gen_spr_power8_rpr(CPUPPCState *env)
8256 {
8257 #if !defined(CONFIG_USER_ONLY)
8258 spr_register_hv(env, SPR_RPR, "RPR",
8259 SPR_NOACCESS, SPR_NOACCESS,
8260 SPR_NOACCESS, SPR_NOACCESS,
8261 &spr_read_generic, &spr_write_generic,
8262 0x00000103070F1F3F);
8263 #endif
8264 }
8265
gen_spr_power9_mmu(CPUPPCState * env)8266 static void gen_spr_power9_mmu(CPUPPCState *env)
8267 {
8268 #if !defined(CONFIG_USER_ONLY)
8269 /* Partition Table Control */
8270 spr_register_kvm_hv(env, SPR_PTCR, "PTCR",
8271 SPR_NOACCESS, SPR_NOACCESS,
8272 SPR_NOACCESS, SPR_NOACCESS,
8273 &spr_read_generic, &spr_write_ptcr,
8274 KVM_REG_PPC_PTCR, 0x00000000);
8275 #endif
8276 }
8277
init_proc_book3s_common(CPUPPCState * env)8278 static void init_proc_book3s_common(CPUPPCState *env)
8279 {
8280 gen_spr_ne_601(env);
8281 gen_tbl(env);
8282 gen_spr_usprg3(env);
8283 gen_spr_book3s_altivec(env);
8284 gen_spr_book3s_pmu_sup(env);
8285 gen_spr_book3s_pmu_user(env);
8286 gen_spr_book3s_ctrl(env);
8287 }
8288
init_proc_970(CPUPPCState * env)8289 static void init_proc_970(CPUPPCState *env)
8290 {
8291 /* Common Registers */
8292 init_proc_book3s_common(env);
8293 gen_spr_sdr1(env);
8294 gen_spr_book3s_dbg(env);
8295
8296 /* 970 Specific Registers */
8297 gen_spr_970_hid(env);
8298 gen_spr_970_hior(env);
8299 gen_low_BATs(env);
8300 gen_spr_970_pmu_sup(env);
8301 gen_spr_970_pmu_user(env);
8302 gen_spr_970_lpar(env);
8303 gen_spr_970_dbg(env);
8304
8305 /* env variables */
8306 env->dcache_line_size = 128;
8307 env->icache_line_size = 128;
8308
8309 /* Allocate hardware IRQ controller */
8310 init_excp_970(env);
8311 ppc970_irq_init(env_archcpu(env));
8312 }
8313
8314 POWERPC_FAMILY(970)(ObjectClass *oc, void *data)
8315 {
8316 DeviceClass *dc = DEVICE_CLASS(oc);
8317 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
8318
8319 dc->desc = "PowerPC 970";
8320 pcc->init_proc = init_proc_970;
8321 pcc->check_pow = check_pow_970;
8322 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
8323 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
8324 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
8325 PPC_FLOAT_STFIWX |
8326 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
8327 PPC_MEM_SYNC | PPC_MEM_EIEIO |
8328 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
8329 PPC_64B | PPC_ALTIVEC |
8330 PPC_SEGMENT_64B | PPC_SLBI;
8331 pcc->insns_flags2 = PPC2_FP_CVT_S64;
8332 pcc->msr_mask = (1ull << MSR_SF) |
8333 (1ull << MSR_VR) |
8334 (1ull << MSR_POW) |
8335 (1ull << MSR_EE) |
8336 (1ull << MSR_PR) |
8337 (1ull << MSR_FP) |
8338 (1ull << MSR_ME) |
8339 (1ull << MSR_FE0) |
8340 (1ull << MSR_SE) |
8341 (1ull << MSR_DE) |
8342 (1ull << MSR_FE1) |
8343 (1ull << MSR_IR) |
8344 (1ull << MSR_DR) |
8345 (1ull << MSR_PMM) |
8346 (1ull << MSR_RI);
8347 pcc->mmu_model = POWERPC_MMU_64B;
8348 #if defined(CONFIG_SOFTMMU)
8349 pcc->handle_mmu_fault = ppc_hash64_handle_mmu_fault;
8350 pcc->hash64_opts = &ppc_hash64_opts_basic;
8351 #endif
8352 pcc->excp_model = POWERPC_EXCP_970;
8353 pcc->bus_model = PPC_FLAGS_INPUT_970;
8354 pcc->bfd_mach = bfd_mach_ppc64;
8355 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
8356 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
8357 POWERPC_FLAG_BUS_CLK;
8358 pcc->l1_dcache_size = 0x8000;
8359 pcc->l1_icache_size = 0x10000;
8360 }
8361
init_proc_power5plus(CPUPPCState * env)8362 static void init_proc_power5plus(CPUPPCState *env)
8363 {
8364 /* Common Registers */
8365 init_proc_book3s_common(env);
8366 gen_spr_sdr1(env);
8367 gen_spr_book3s_dbg(env);
8368
8369 /* POWER5+ Specific Registers */
8370 gen_spr_970_hid(env);
8371 gen_spr_970_hior(env);
8372 gen_low_BATs(env);
8373 gen_spr_970_pmu_sup(env);
8374 gen_spr_970_pmu_user(env);
8375 gen_spr_power5p_common(env);
8376 gen_spr_power5p_lpar(env);
8377 gen_spr_power5p_ear(env);
8378
8379 /* env variables */
8380 env->dcache_line_size = 128;
8381 env->icache_line_size = 128;
8382
8383 /* Allocate hardware IRQ controller */
8384 init_excp_970(env);
8385 ppc970_irq_init(env_archcpu(env));
8386 }
8387
POWERPC_FAMILY(POWER5P)8388 POWERPC_FAMILY(POWER5P)(ObjectClass *oc, void *data)
8389 {
8390 DeviceClass *dc = DEVICE_CLASS(oc);
8391 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
8392
8393 dc->fw_name = "PowerPC,POWER5";
8394 dc->desc = "POWER5+";
8395 pcc->init_proc = init_proc_power5plus;
8396 pcc->check_pow = check_pow_970;
8397 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
8398 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
8399 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
8400 PPC_FLOAT_STFIWX |
8401 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
8402 PPC_MEM_SYNC | PPC_MEM_EIEIO |
8403 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
8404 PPC_64B |
8405 PPC_SEGMENT_64B | PPC_SLBI;
8406 pcc->insns_flags2 = PPC2_FP_CVT_S64;
8407 pcc->msr_mask = (1ull << MSR_SF) |
8408 (1ull << MSR_VR) |
8409 (1ull << MSR_POW) |
8410 (1ull << MSR_EE) |
8411 (1ull << MSR_PR) |
8412 (1ull << MSR_FP) |
8413 (1ull << MSR_ME) |
8414 (1ull << MSR_FE0) |
8415 (1ull << MSR_SE) |
8416 (1ull << MSR_DE) |
8417 (1ull << MSR_FE1) |
8418 (1ull << MSR_IR) |
8419 (1ull << MSR_DR) |
8420 (1ull << MSR_PMM) |
8421 (1ull << MSR_RI);
8422 pcc->mmu_model = POWERPC_MMU_2_03;
8423 #if defined(CONFIG_SOFTMMU)
8424 pcc->handle_mmu_fault = ppc_hash64_handle_mmu_fault;
8425 pcc->hash64_opts = &ppc_hash64_opts_basic;
8426 pcc->lrg_decr_bits = 32;
8427 #endif
8428 pcc->excp_model = POWERPC_EXCP_970;
8429 pcc->bus_model = PPC_FLAGS_INPUT_970;
8430 pcc->bfd_mach = bfd_mach_ppc64;
8431 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
8432 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
8433 POWERPC_FLAG_BUS_CLK;
8434 pcc->l1_dcache_size = 0x8000;
8435 pcc->l1_icache_size = 0x10000;
8436 }
8437
8438 /*
8439 * The CPU used to have a "compat" property which set the
8440 * compatibility mode PVR. However, this was conceptually broken - it
8441 * only makes sense on the pseries machine type (otherwise the guest
8442 * owns the PCR and can control the compatibility mode itself). It's
8443 * been replaced with the 'max-cpu-compat' property on the pseries
8444 * machine type. For backwards compatibility, pseries specially
8445 * parses the -cpu parameter and converts old compat= parameters into
8446 * the appropriate machine parameters. This stub implementation of
8447 * the parameter catches any uses on explicitly created CPUs.
8448 */
getset_compat_deprecated(Object * obj,Visitor * v,const char * name,void * opaque,Error ** errp)8449 static void getset_compat_deprecated(Object *obj, Visitor *v, const char *name,
8450 void *opaque, Error **errp)
8451 {
8452 QNull *null = NULL;
8453
8454 if (!qtest_enabled()) {
8455 warn_report("CPU 'compat' property is deprecated and has no effect; "
8456 "use max-cpu-compat machine property instead");
8457 }
8458 visit_type_null(v, name, &null, NULL);
8459 qobject_unref(null);
8460 }
8461
8462 static const PropertyInfo ppc_compat_deprecated_propinfo = {
8463 .name = "str",
8464 .description = "compatibility mode (deprecated)",
8465 .get = getset_compat_deprecated,
8466 .set = getset_compat_deprecated,
8467 };
8468 static Property powerpc_servercpu_properties[] = {
8469 {
8470 .name = "compat",
8471 .info = &ppc_compat_deprecated_propinfo,
8472 },
8473 DEFINE_PROP_END_OF_LIST(),
8474 };
8475
init_proc_POWER7(CPUPPCState * env)8476 static void init_proc_POWER7(CPUPPCState *env)
8477 {
8478 /* Common Registers */
8479 init_proc_book3s_common(env);
8480 gen_spr_sdr1(env);
8481 gen_spr_book3s_dbg(env);
8482
8483 /* POWER7 Specific Registers */
8484 gen_spr_book3s_ids(env);
8485 gen_spr_amr(env);
8486 gen_spr_book3s_purr(env);
8487 gen_spr_power5p_common(env);
8488 gen_spr_power5p_lpar(env);
8489 gen_spr_power5p_ear(env);
8490 gen_spr_power6_common(env);
8491 gen_spr_power6_dbg(env);
8492 gen_spr_power7_book4(env);
8493
8494 /* env variables */
8495 env->dcache_line_size = 128;
8496 env->icache_line_size = 128;
8497
8498 /* Allocate hardware IRQ controller */
8499 init_excp_POWER7(env);
8500 ppcPOWER7_irq_init(env_archcpu(env));
8501 }
8502
ppc_pvr_match_power7(PowerPCCPUClass * pcc,uint32_t pvr)8503 static bool ppc_pvr_match_power7(PowerPCCPUClass *pcc, uint32_t pvr)
8504 {
8505 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER7P_BASE) {
8506 return true;
8507 }
8508 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER7_BASE) {
8509 return true;
8510 }
8511 return false;
8512 }
8513
cpu_has_work_POWER7(CPUState * cs)8514 static bool cpu_has_work_POWER7(CPUState *cs)
8515 {
8516 PowerPCCPU *cpu = POWERPC_CPU(cs);
8517 CPUPPCState *env = &cpu->env;
8518
8519 if (cs->halted) {
8520 if (!(cs->interrupt_request & CPU_INTERRUPT_HARD)) {
8521 return false;
8522 }
8523 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_EXT)) &&
8524 (env->spr[SPR_LPCR] & LPCR_P7_PECE0)) {
8525 return true;
8526 }
8527 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_DECR)) &&
8528 (env->spr[SPR_LPCR] & LPCR_P7_PECE1)) {
8529 return true;
8530 }
8531 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_MCK)) &&
8532 (env->spr[SPR_LPCR] & LPCR_P7_PECE2)) {
8533 return true;
8534 }
8535 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_HMI)) &&
8536 (env->spr[SPR_LPCR] & LPCR_P7_PECE2)) {
8537 return true;
8538 }
8539 if (env->pending_interrupts & (1u << PPC_INTERRUPT_RESET)) {
8540 return true;
8541 }
8542 return false;
8543 } else {
8544 return msr_ee && (cs->interrupt_request & CPU_INTERRUPT_HARD);
8545 }
8546 }
8547
POWERPC_FAMILY(POWER7)8548 POWERPC_FAMILY(POWER7)(ObjectClass *oc, void *data)
8549 {
8550 DeviceClass *dc = DEVICE_CLASS(oc);
8551 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
8552 CPUClass *cc = CPU_CLASS(oc);
8553
8554 dc->fw_name = "PowerPC,POWER7";
8555 dc->desc = "POWER7";
8556 dc->props = powerpc_servercpu_properties;
8557 pcc->pvr_match = ppc_pvr_match_power7;
8558 pcc->pcr_mask = PCR_VEC_DIS | PCR_VSX_DIS | PCR_COMPAT_2_05;
8559 pcc->pcr_supported = PCR_COMPAT_2_06 | PCR_COMPAT_2_05;
8560 pcc->init_proc = init_proc_POWER7;
8561 pcc->check_pow = check_pow_nocheck;
8562 cc->has_work = cpu_has_work_POWER7;
8563 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB |
8564 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
8565 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
8566 PPC_FLOAT_FRSQRTES |
8567 PPC_FLOAT_STFIWX |
8568 PPC_FLOAT_EXT |
8569 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
8570 PPC_MEM_SYNC | PPC_MEM_EIEIO |
8571 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
8572 PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC |
8573 PPC_SEGMENT_64B | PPC_SLBI |
8574 PPC_POPCNTB | PPC_POPCNTWD |
8575 PPC_CILDST;
8576 pcc->insns_flags2 = PPC2_VSX | PPC2_DFP | PPC2_DBRX | PPC2_ISA205 |
8577 PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
8578 PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
8579 PPC2_FP_TST_ISA206 | PPC2_FP_CVT_S64 |
8580 PPC2_PM_ISA206;
8581 pcc->msr_mask = (1ull << MSR_SF) |
8582 (1ull << MSR_VR) |
8583 (1ull << MSR_VSX) |
8584 (1ull << MSR_EE) |
8585 (1ull << MSR_PR) |
8586 (1ull << MSR_FP) |
8587 (1ull << MSR_ME) |
8588 (1ull << MSR_FE0) |
8589 (1ull << MSR_SE) |
8590 (1ull << MSR_DE) |
8591 (1ull << MSR_FE1) |
8592 (1ull << MSR_IR) |
8593 (1ull << MSR_DR) |
8594 (1ull << MSR_PMM) |
8595 (1ull << MSR_RI) |
8596 (1ull << MSR_LE);
8597 pcc->mmu_model = POWERPC_MMU_2_06;
8598 #if defined(CONFIG_SOFTMMU)
8599 pcc->handle_mmu_fault = ppc_hash64_handle_mmu_fault;
8600 pcc->hash64_opts = &ppc_hash64_opts_POWER7;
8601 pcc->lrg_decr_bits = 32;
8602 #endif
8603 pcc->excp_model = POWERPC_EXCP_POWER7;
8604 pcc->bus_model = PPC_FLAGS_INPUT_POWER7;
8605 pcc->bfd_mach = bfd_mach_ppc64;
8606 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
8607 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
8608 POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR |
8609 POWERPC_FLAG_VSX;
8610 pcc->l1_dcache_size = 0x8000;
8611 pcc->l1_icache_size = 0x8000;
8612 pcc->interrupts_big_endian = ppc_cpu_interrupts_big_endian_lpcr;
8613 pcc->lpcr_pm = LPCR_P7_PECE0 | LPCR_P7_PECE1 | LPCR_P7_PECE2;
8614 }
8615
init_proc_POWER8(CPUPPCState * env)8616 static void init_proc_POWER8(CPUPPCState *env)
8617 {
8618 /* Common Registers */
8619 init_proc_book3s_common(env);
8620 gen_spr_sdr1(env);
8621 gen_spr_book3s_207_dbg(env);
8622
8623 /* POWER8 Specific Registers */
8624 gen_spr_book3s_ids(env);
8625 gen_spr_amr(env);
8626 gen_spr_iamr(env);
8627 gen_spr_book3s_purr(env);
8628 gen_spr_power5p_common(env);
8629 gen_spr_power5p_lpar(env);
8630 gen_spr_power5p_ear(env);
8631 gen_spr_power6_common(env);
8632 gen_spr_power6_dbg(env);
8633 gen_spr_power8_tce_address_control(env);
8634 gen_spr_power8_ids(env);
8635 gen_spr_power8_ebb(env);
8636 gen_spr_power8_fscr(env);
8637 gen_spr_power8_pmu_sup(env);
8638 gen_spr_power8_pmu_user(env);
8639 gen_spr_power8_tm(env);
8640 gen_spr_power8_pspb(env);
8641 gen_spr_power8_dpdes(env);
8642 gen_spr_vtb(env);
8643 gen_spr_power8_ic(env);
8644 gen_spr_power8_book4(env);
8645 gen_spr_power8_rpr(env);
8646
8647 /* env variables */
8648 env->dcache_line_size = 128;
8649 env->icache_line_size = 128;
8650
8651 /* Allocate hardware IRQ controller */
8652 init_excp_POWER8(env);
8653 ppcPOWER7_irq_init(env_archcpu(env));
8654 }
8655
ppc_pvr_match_power8(PowerPCCPUClass * pcc,uint32_t pvr)8656 static bool ppc_pvr_match_power8(PowerPCCPUClass *pcc, uint32_t pvr)
8657 {
8658 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER8NVL_BASE) {
8659 return true;
8660 }
8661 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER8E_BASE) {
8662 return true;
8663 }
8664 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER8_BASE) {
8665 return true;
8666 }
8667 return false;
8668 }
8669
cpu_has_work_POWER8(CPUState * cs)8670 static bool cpu_has_work_POWER8(CPUState *cs)
8671 {
8672 PowerPCCPU *cpu = POWERPC_CPU(cs);
8673 CPUPPCState *env = &cpu->env;
8674
8675 if (cs->halted) {
8676 if (!(cs->interrupt_request & CPU_INTERRUPT_HARD)) {
8677 return false;
8678 }
8679 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_EXT)) &&
8680 (env->spr[SPR_LPCR] & LPCR_P8_PECE2)) {
8681 return true;
8682 }
8683 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_DECR)) &&
8684 (env->spr[SPR_LPCR] & LPCR_P8_PECE3)) {
8685 return true;
8686 }
8687 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_MCK)) &&
8688 (env->spr[SPR_LPCR] & LPCR_P8_PECE4)) {
8689 return true;
8690 }
8691 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_HMI)) &&
8692 (env->spr[SPR_LPCR] & LPCR_P8_PECE4)) {
8693 return true;
8694 }
8695 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_DOORBELL)) &&
8696 (env->spr[SPR_LPCR] & LPCR_P8_PECE0)) {
8697 return true;
8698 }
8699 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_HDOORBELL)) &&
8700 (env->spr[SPR_LPCR] & LPCR_P8_PECE1)) {
8701 return true;
8702 }
8703 if (env->pending_interrupts & (1u << PPC_INTERRUPT_RESET)) {
8704 return true;
8705 }
8706 return false;
8707 } else {
8708 return msr_ee && (cs->interrupt_request & CPU_INTERRUPT_HARD);
8709 }
8710 }
8711
POWERPC_FAMILY(POWER8)8712 POWERPC_FAMILY(POWER8)(ObjectClass *oc, void *data)
8713 {
8714 DeviceClass *dc = DEVICE_CLASS(oc);
8715 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
8716 CPUClass *cc = CPU_CLASS(oc);
8717
8718 dc->fw_name = "PowerPC,POWER8";
8719 dc->desc = "POWER8";
8720 dc->props = powerpc_servercpu_properties;
8721 pcc->pvr_match = ppc_pvr_match_power8;
8722 pcc->pcr_mask = PCR_TM_DIS | PCR_COMPAT_2_06 | PCR_COMPAT_2_05;
8723 pcc->pcr_supported = PCR_COMPAT_2_07 | PCR_COMPAT_2_06 | PCR_COMPAT_2_05;
8724 pcc->init_proc = init_proc_POWER8;
8725 pcc->check_pow = check_pow_nocheck;
8726 cc->has_work = cpu_has_work_POWER8;
8727 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB |
8728 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
8729 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
8730 PPC_FLOAT_FRSQRTES |
8731 PPC_FLOAT_STFIWX |
8732 PPC_FLOAT_EXT |
8733 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
8734 PPC_MEM_SYNC | PPC_MEM_EIEIO |
8735 PPC_MEM_TLBIE | PPC_MEM_TLBSYNC |
8736 PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC |
8737 PPC_SEGMENT_64B | PPC_SLBI |
8738 PPC_POPCNTB | PPC_POPCNTWD |
8739 PPC_CILDST;
8740 pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX |
8741 PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
8742 PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
8743 PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 |
8744 PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 |
8745 PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 |
8746 PPC2_TM | PPC2_PM_ISA206;
8747 pcc->msr_mask = (1ull << MSR_SF) |
8748 (1ull << MSR_SHV) |
8749 (1ull << MSR_TM) |
8750 (1ull << MSR_VR) |
8751 (1ull << MSR_VSX) |
8752 (1ull << MSR_EE) |
8753 (1ull << MSR_PR) |
8754 (1ull << MSR_FP) |
8755 (1ull << MSR_ME) |
8756 (1ull << MSR_FE0) |
8757 (1ull << MSR_SE) |
8758 (1ull << MSR_DE) |
8759 (1ull << MSR_FE1) |
8760 (1ull << MSR_IR) |
8761 (1ull << MSR_DR) |
8762 (1ull << MSR_PMM) |
8763 (1ull << MSR_RI) |
8764 (1ull << MSR_TS0) |
8765 (1ull << MSR_TS1) |
8766 (1ull << MSR_LE);
8767 pcc->mmu_model = POWERPC_MMU_2_07;
8768 #if defined(CONFIG_SOFTMMU)
8769 pcc->handle_mmu_fault = ppc_hash64_handle_mmu_fault;
8770 pcc->hash64_opts = &ppc_hash64_opts_POWER7;
8771 pcc->lrg_decr_bits = 32;
8772 pcc->n_host_threads = 8;
8773 #endif
8774 pcc->excp_model = POWERPC_EXCP_POWER8;
8775 pcc->bus_model = PPC_FLAGS_INPUT_POWER7;
8776 pcc->bfd_mach = bfd_mach_ppc64;
8777 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
8778 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
8779 POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR |
8780 POWERPC_FLAG_VSX | POWERPC_FLAG_TM;
8781 pcc->l1_dcache_size = 0x8000;
8782 pcc->l1_icache_size = 0x8000;
8783 pcc->interrupts_big_endian = ppc_cpu_interrupts_big_endian_lpcr;
8784 pcc->lpcr_pm = LPCR_P8_PECE0 | LPCR_P8_PECE1 | LPCR_P8_PECE2 |
8785 LPCR_P8_PECE3 | LPCR_P8_PECE4;
8786 }
8787
8788 #ifdef CONFIG_SOFTMMU
8789 /*
8790 * Radix pg sizes and AP encodings for dt node ibm,processor-radix-AP-encodings
8791 * Encoded as array of int_32s in the form:
8792 * 0bxxxyyyyyyyyyyyyyyyyyyyyyyyyyyyyy
8793 * x -> AP encoding
8794 * y -> radix mode supported page size (encoded as a shift)
8795 */
8796 static struct ppc_radix_page_info POWER9_radix_page_info = {
8797 .count = 4,
8798 .entries = {
8799 0x0000000c, /* 4K - enc: 0x0 */
8800 0xa0000010, /* 64K - enc: 0x5 */
8801 0x20000015, /* 2M - enc: 0x1 */
8802 0x4000001e /* 1G - enc: 0x2 */
8803 }
8804 };
8805 #endif /* CONFIG_SOFTMMU */
8806
init_proc_POWER9(CPUPPCState * env)8807 static void init_proc_POWER9(CPUPPCState *env)
8808 {
8809 /* Common Registers */
8810 init_proc_book3s_common(env);
8811 gen_spr_book3s_207_dbg(env);
8812
8813 /* POWER8 Specific Registers */
8814 gen_spr_book3s_ids(env);
8815 gen_spr_amr(env);
8816 gen_spr_iamr(env);
8817 gen_spr_book3s_purr(env);
8818 gen_spr_power5p_common(env);
8819 gen_spr_power5p_lpar(env);
8820 gen_spr_power5p_ear(env);
8821 gen_spr_power6_common(env);
8822 gen_spr_power6_dbg(env);
8823 gen_spr_power8_tce_address_control(env);
8824 gen_spr_power8_ids(env);
8825 gen_spr_power8_ebb(env);
8826 gen_spr_power8_fscr(env);
8827 gen_spr_power8_pmu_sup(env);
8828 gen_spr_power8_pmu_user(env);
8829 gen_spr_power8_tm(env);
8830 gen_spr_power8_pspb(env);
8831 gen_spr_power8_dpdes(env);
8832 gen_spr_vtb(env);
8833 gen_spr_power8_ic(env);
8834 gen_spr_power8_book4(env);
8835 gen_spr_power8_rpr(env);
8836 gen_spr_power9_mmu(env);
8837
8838 /* POWER9 Specific registers */
8839 spr_register_kvm(env, SPR_TIDR, "TIDR", NULL, NULL,
8840 spr_read_generic, spr_write_generic,
8841 KVM_REG_PPC_TIDR, 0);
8842
8843 /* FIXME: Filter fields properly based on privilege level */
8844 spr_register_kvm_hv(env, SPR_PSSCR, "PSSCR", NULL, NULL, NULL, NULL,
8845 spr_read_generic, spr_write_generic,
8846 KVM_REG_PPC_PSSCR, 0);
8847
8848 /* env variables */
8849 env->dcache_line_size = 128;
8850 env->icache_line_size = 128;
8851
8852 /* Allocate hardware IRQ controller */
8853 init_excp_POWER9(env);
8854 ppcPOWER9_irq_init(env_archcpu(env));
8855 }
8856
ppc_pvr_match_power9(PowerPCCPUClass * pcc,uint32_t pvr)8857 static bool ppc_pvr_match_power9(PowerPCCPUClass *pcc, uint32_t pvr)
8858 {
8859 if ((pvr & CPU_POWERPC_POWER_SERVER_MASK) == CPU_POWERPC_POWER9_BASE) {
8860 return true;
8861 }
8862 return false;
8863 }
8864
cpu_has_work_POWER9(CPUState * cs)8865 static bool cpu_has_work_POWER9(CPUState *cs)
8866 {
8867 PowerPCCPU *cpu = POWERPC_CPU(cs);
8868 CPUPPCState *env = &cpu->env;
8869
8870 if (cs->halted) {
8871 uint64_t psscr = env->spr[SPR_PSSCR];
8872
8873 if (!(cs->interrupt_request & CPU_INTERRUPT_HARD)) {
8874 return false;
8875 }
8876
8877 /* If EC is clear, just return true on any pending interrupt */
8878 if (!(psscr & PSSCR_EC)) {
8879 return true;
8880 }
8881 /* External Exception */
8882 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_EXT)) &&
8883 (env->spr[SPR_LPCR] & LPCR_EEE)) {
8884 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC);
8885 if (heic == 0 || !msr_hv || msr_pr) {
8886 return true;
8887 }
8888 }
8889 /* Decrementer Exception */
8890 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_DECR)) &&
8891 (env->spr[SPR_LPCR] & LPCR_DEE)) {
8892 return true;
8893 }
8894 /* Machine Check or Hypervisor Maintenance Exception */
8895 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_MCK |
8896 1u << PPC_INTERRUPT_HMI)) && (env->spr[SPR_LPCR] & LPCR_OEE)) {
8897 return true;
8898 }
8899 /* Privileged Doorbell Exception */
8900 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_DOORBELL)) &&
8901 (env->spr[SPR_LPCR] & LPCR_PDEE)) {
8902 return true;
8903 }
8904 /* Hypervisor Doorbell Exception */
8905 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_HDOORBELL)) &&
8906 (env->spr[SPR_LPCR] & LPCR_HDEE)) {
8907 return true;
8908 }
8909 /* Hypervisor virtualization exception */
8910 if ((env->pending_interrupts & (1u << PPC_INTERRUPT_HVIRT)) &&
8911 (env->spr[SPR_LPCR] & LPCR_HVEE)) {
8912 return true;
8913 }
8914 if (env->pending_interrupts & (1u << PPC_INTERRUPT_RESET)) {
8915 return true;
8916 }
8917 return false;
8918 } else {
8919 return msr_ee && (cs->interrupt_request & CPU_INTERRUPT_HARD);
8920 }
8921 }
8922
POWERPC_FAMILY(POWER9)8923 POWERPC_FAMILY(POWER9)(ObjectClass *oc, void *data)
8924 {
8925 DeviceClass *dc = DEVICE_CLASS(oc);
8926 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
8927 CPUClass *cc = CPU_CLASS(oc);
8928
8929 dc->fw_name = "PowerPC,POWER9";
8930 dc->desc = "POWER9";
8931 dc->props = powerpc_servercpu_properties;
8932 pcc->pvr_match = ppc_pvr_match_power9;
8933 pcc->pcr_mask = PCR_COMPAT_2_05 | PCR_COMPAT_2_06 | PCR_COMPAT_2_07;
8934 pcc->pcr_supported = PCR_COMPAT_3_00 | PCR_COMPAT_2_07 | PCR_COMPAT_2_06 |
8935 PCR_COMPAT_2_05;
8936 pcc->init_proc = init_proc_POWER9;
8937 pcc->check_pow = check_pow_nocheck;
8938 cc->has_work = cpu_has_work_POWER9;
8939 pcc->insns_flags = PPC_INSNS_BASE | PPC_ISEL | PPC_STRING | PPC_MFTB |
8940 PPC_FLOAT | PPC_FLOAT_FSEL | PPC_FLOAT_FRES |
8941 PPC_FLOAT_FSQRT | PPC_FLOAT_FRSQRTE |
8942 PPC_FLOAT_FRSQRTES |
8943 PPC_FLOAT_STFIWX |
8944 PPC_FLOAT_EXT |
8945 PPC_CACHE | PPC_CACHE_ICBI | PPC_CACHE_DCBZ |
8946 PPC_MEM_SYNC | PPC_MEM_EIEIO |
8947 PPC_MEM_TLBSYNC |
8948 PPC_64B | PPC_64H | PPC_64BX | PPC_ALTIVEC |
8949 PPC_SEGMENT_64B | PPC_SLBI |
8950 PPC_POPCNTB | PPC_POPCNTWD |
8951 PPC_CILDST;
8952 pcc->insns_flags2 = PPC2_VSX | PPC2_VSX207 | PPC2_DFP | PPC2_DBRX |
8953 PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
8954 PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
8955 PPC2_FP_TST_ISA206 | PPC2_BCTAR_ISA207 |
8956 PPC2_LSQ_ISA207 | PPC2_ALTIVEC_207 |
8957 PPC2_ISA205 | PPC2_ISA207S | PPC2_FP_CVT_S64 |
8958 PPC2_TM | PPC2_ISA300 | PPC2_PRCNTL;
8959 pcc->msr_mask = (1ull << MSR_SF) |
8960 (1ull << MSR_SHV) |
8961 (1ull << MSR_TM) |
8962 (1ull << MSR_VR) |
8963 (1ull << MSR_VSX) |
8964 (1ull << MSR_EE) |
8965 (1ull << MSR_PR) |
8966 (1ull << MSR_FP) |
8967 (1ull << MSR_ME) |
8968 (1ull << MSR_FE0) |
8969 (1ull << MSR_SE) |
8970 (1ull << MSR_DE) |
8971 (1ull << MSR_FE1) |
8972 (1ull << MSR_IR) |
8973 (1ull << MSR_DR) |
8974 (1ull << MSR_PMM) |
8975 (1ull << MSR_RI) |
8976 (1ull << MSR_LE);
8977 pcc->mmu_model = POWERPC_MMU_3_00;
8978 #if defined(CONFIG_SOFTMMU)
8979 pcc->handle_mmu_fault = ppc64_v3_handle_mmu_fault;
8980 /* segment page size remain the same */
8981 pcc->hash64_opts = &ppc_hash64_opts_POWER7;
8982 pcc->radix_page_info = &POWER9_radix_page_info;
8983 pcc->lrg_decr_bits = 56;
8984 pcc->n_host_threads = 4;
8985 #endif
8986 pcc->excp_model = POWERPC_EXCP_POWER9;
8987 pcc->bus_model = PPC_FLAGS_INPUT_POWER9;
8988 pcc->bfd_mach = bfd_mach_ppc64;
8989 pcc->flags = POWERPC_FLAG_VRE | POWERPC_FLAG_SE |
8990 POWERPC_FLAG_BE | POWERPC_FLAG_PMM |
8991 POWERPC_FLAG_BUS_CLK | POWERPC_FLAG_CFAR |
8992 POWERPC_FLAG_VSX | POWERPC_FLAG_TM;
8993 pcc->l1_dcache_size = 0x8000;
8994 pcc->l1_icache_size = 0x8000;
8995 pcc->interrupts_big_endian = ppc_cpu_interrupts_big_endian_lpcr;
8996 pcc->lpcr_pm = LPCR_PDEE | LPCR_HDEE | LPCR_EEE | LPCR_DEE | LPCR_OEE;
8997 }
8998
8999 #if !defined(CONFIG_USER_ONLY)
cpu_ppc_set_vhyp(PowerPCCPU * cpu,PPCVirtualHypervisor * vhyp)9000 void cpu_ppc_set_vhyp(PowerPCCPU *cpu, PPCVirtualHypervisor *vhyp)
9001 {
9002 CPUPPCState *env = &cpu->env;
9003
9004 cpu->vhyp = vhyp;
9005
9006 /*
9007 * With a virtual hypervisor mode we never allow the CPU to go
9008 * hypervisor mode itself
9009 */
9010 env->msr_mask &= ~MSR_HVB;
9011 }
9012
9013 #endif /* !defined(CONFIG_USER_ONLY) */
9014
9015 #endif /* defined(TARGET_PPC64) */
9016
9017 /*****************************************************************************/
9018 /* Generic CPU instantiation routine */
init_ppc_proc(PowerPCCPU * cpu)9019 static void init_ppc_proc(PowerPCCPU *cpu)
9020 {
9021 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
9022 CPUPPCState *env = &cpu->env;
9023 #if !defined(CONFIG_USER_ONLY)
9024 int i;
9025
9026 env->irq_inputs = NULL;
9027 /* Set all exception vectors to an invalid address */
9028 for (i = 0; i < POWERPC_EXCP_NB; i++) {
9029 env->excp_vectors[i] = (target_ulong)(-1ULL);
9030 }
9031 env->ivor_mask = 0x00000000;
9032 env->ivpr_mask = 0x00000000;
9033 /* Default MMU definitions */
9034 env->nb_BATs = 0;
9035 env->nb_tlb = 0;
9036 env->nb_ways = 0;
9037 env->tlb_type = TLB_NONE;
9038 #endif
9039 /* Register SPR common to all PowerPC implementations */
9040 gen_spr_generic(env);
9041 spr_register(env, SPR_PVR, "PVR",
9042 /* Linux permits userspace to read PVR */
9043 #if defined(CONFIG_LINUX_USER)
9044 &spr_read_generic,
9045 #else
9046 SPR_NOACCESS,
9047 #endif
9048 SPR_NOACCESS,
9049 &spr_read_generic, SPR_NOACCESS,
9050 pcc->pvr);
9051 /* Register SVR if it's defined to anything else than POWERPC_SVR_NONE */
9052 if (pcc->svr != POWERPC_SVR_NONE) {
9053 if (pcc->svr & POWERPC_SVR_E500) {
9054 spr_register(env, SPR_E500_SVR, "SVR",
9055 SPR_NOACCESS, SPR_NOACCESS,
9056 &spr_read_generic, SPR_NOACCESS,
9057 pcc->svr & ~POWERPC_SVR_E500);
9058 } else {
9059 spr_register(env, SPR_SVR, "SVR",
9060 SPR_NOACCESS, SPR_NOACCESS,
9061 &spr_read_generic, SPR_NOACCESS,
9062 pcc->svr);
9063 }
9064 }
9065 /* PowerPC implementation specific initialisations (SPRs, timers, ...) */
9066 (*pcc->init_proc)(env);
9067
9068 #if !defined(CONFIG_USER_ONLY)
9069 ppc_gdb_gen_spr_xml(cpu);
9070 #endif
9071
9072 /* MSR bits & flags consistency checks */
9073 if (env->msr_mask & (1 << 25)) {
9074 switch (env->flags & (POWERPC_FLAG_SPE | POWERPC_FLAG_VRE)) {
9075 case POWERPC_FLAG_SPE:
9076 case POWERPC_FLAG_VRE:
9077 break;
9078 default:
9079 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9080 "Should define POWERPC_FLAG_SPE or POWERPC_FLAG_VRE\n");
9081 exit(1);
9082 }
9083 } else if (env->flags & (POWERPC_FLAG_SPE | POWERPC_FLAG_VRE)) {
9084 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9085 "Should not define POWERPC_FLAG_SPE nor POWERPC_FLAG_VRE\n");
9086 exit(1);
9087 }
9088 if (env->msr_mask & (1 << 17)) {
9089 switch (env->flags & (POWERPC_FLAG_TGPR | POWERPC_FLAG_CE)) {
9090 case POWERPC_FLAG_TGPR:
9091 case POWERPC_FLAG_CE:
9092 break;
9093 default:
9094 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9095 "Should define POWERPC_FLAG_TGPR or POWERPC_FLAG_CE\n");
9096 exit(1);
9097 }
9098 } else if (env->flags & (POWERPC_FLAG_TGPR | POWERPC_FLAG_CE)) {
9099 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9100 "Should not define POWERPC_FLAG_TGPR nor POWERPC_FLAG_CE\n");
9101 exit(1);
9102 }
9103 if (env->msr_mask & (1 << 10)) {
9104 switch (env->flags & (POWERPC_FLAG_SE | POWERPC_FLAG_DWE |
9105 POWERPC_FLAG_UBLE)) {
9106 case POWERPC_FLAG_SE:
9107 case POWERPC_FLAG_DWE:
9108 case POWERPC_FLAG_UBLE:
9109 break;
9110 default:
9111 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9112 "Should define POWERPC_FLAG_SE or POWERPC_FLAG_DWE or "
9113 "POWERPC_FLAG_UBLE\n");
9114 exit(1);
9115 }
9116 } else if (env->flags & (POWERPC_FLAG_SE | POWERPC_FLAG_DWE |
9117 POWERPC_FLAG_UBLE)) {
9118 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9119 "Should not define POWERPC_FLAG_SE nor POWERPC_FLAG_DWE nor "
9120 "POWERPC_FLAG_UBLE\n");
9121 exit(1);
9122 }
9123 if (env->msr_mask & (1 << 9)) {
9124 switch (env->flags & (POWERPC_FLAG_BE | POWERPC_FLAG_DE)) {
9125 case POWERPC_FLAG_BE:
9126 case POWERPC_FLAG_DE:
9127 break;
9128 default:
9129 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9130 "Should define POWERPC_FLAG_BE or POWERPC_FLAG_DE\n");
9131 exit(1);
9132 }
9133 } else if (env->flags & (POWERPC_FLAG_BE | POWERPC_FLAG_DE)) {
9134 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9135 "Should not define POWERPC_FLAG_BE nor POWERPC_FLAG_DE\n");
9136 exit(1);
9137 }
9138 if (env->msr_mask & (1 << 2)) {
9139 switch (env->flags & (POWERPC_FLAG_PX | POWERPC_FLAG_PMM)) {
9140 case POWERPC_FLAG_PX:
9141 case POWERPC_FLAG_PMM:
9142 break;
9143 default:
9144 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9145 "Should define POWERPC_FLAG_PX or POWERPC_FLAG_PMM\n");
9146 exit(1);
9147 }
9148 } else if (env->flags & (POWERPC_FLAG_PX | POWERPC_FLAG_PMM)) {
9149 fprintf(stderr, "PowerPC MSR definition inconsistency\n"
9150 "Should not define POWERPC_FLAG_PX nor POWERPC_FLAG_PMM\n");
9151 exit(1);
9152 }
9153 if ((env->flags & (POWERPC_FLAG_RTC_CLK | POWERPC_FLAG_BUS_CLK)) == 0) {
9154 fprintf(stderr, "PowerPC flags inconsistency\n"
9155 "Should define the time-base and decrementer clock source\n");
9156 exit(1);
9157 }
9158 /* Allocate TLBs buffer when needed */
9159 #if !defined(CONFIG_USER_ONLY)
9160 if (env->nb_tlb != 0) {
9161 int nb_tlb = env->nb_tlb;
9162 if (env->id_tlbs != 0) {
9163 nb_tlb *= 2;
9164 }
9165 switch (env->tlb_type) {
9166 case TLB_6XX:
9167 env->tlb.tlb6 = g_new0(ppc6xx_tlb_t, nb_tlb);
9168 break;
9169 case TLB_EMB:
9170 env->tlb.tlbe = g_new0(ppcemb_tlb_t, nb_tlb);
9171 break;
9172 case TLB_MAS:
9173 env->tlb.tlbm = g_new0(ppcmas_tlb_t, nb_tlb);
9174 break;
9175 }
9176 /* Pre-compute some useful values */
9177 env->tlb_per_way = env->nb_tlb / env->nb_ways;
9178 }
9179 if (env->irq_inputs == NULL) {
9180 warn_report("no internal IRQ controller registered."
9181 " Attempt QEMU to crash very soon !");
9182 }
9183 #endif
9184 if (env->check_pow == NULL) {
9185 warn_report("no power management check handler registered."
9186 " Attempt QEMU to crash very soon !");
9187 }
9188 }
9189
9190 #if defined(PPC_DUMP_CPU)
dump_ppc_sprs(CPUPPCState * env)9191 static void dump_ppc_sprs(CPUPPCState *env)
9192 {
9193 ppc_spr_t *spr;
9194 #if !defined(CONFIG_USER_ONLY)
9195 uint32_t sr, sw;
9196 #endif
9197 uint32_t ur, uw;
9198 int i, j, n;
9199
9200 printf("Special purpose registers:\n");
9201 for (i = 0; i < 32; i++) {
9202 for (j = 0; j < 32; j++) {
9203 n = (i << 5) | j;
9204 spr = &env->spr_cb[n];
9205 uw = spr->uea_write != NULL && spr->uea_write != SPR_NOACCESS;
9206 ur = spr->uea_read != NULL && spr->uea_read != SPR_NOACCESS;
9207 #if !defined(CONFIG_USER_ONLY)
9208 sw = spr->oea_write != NULL && spr->oea_write != SPR_NOACCESS;
9209 sr = spr->oea_read != NULL && spr->oea_read != SPR_NOACCESS;
9210 if (sw || sr || uw || ur) {
9211 printf("SPR: %4d (%03x) %-8s s%c%c u%c%c\n",
9212 (i << 5) | j, (i << 5) | j, spr->name,
9213 sw ? 'w' : '-', sr ? 'r' : '-',
9214 uw ? 'w' : '-', ur ? 'r' : '-');
9215 }
9216 #else
9217 if (uw || ur) {
9218 printf("SPR: %4d (%03x) %-8s u%c%c\n",
9219 (i << 5) | j, (i << 5) | j, spr->name,
9220 uw ? 'w' : '-', ur ? 'r' : '-');
9221 }
9222 #endif
9223 }
9224 }
9225 fflush(stdout);
9226 fflush(stderr);
9227 }
9228 #endif
9229
9230 /*****************************************************************************/
9231
9232 /* Opcode types */
9233 enum {
9234 PPC_DIRECT = 0, /* Opcode routine */
9235 PPC_INDIRECT = 1, /* Indirect opcode table */
9236 };
9237
9238 #define PPC_OPCODE_MASK 0x3
9239
is_indirect_opcode(void * handler)9240 static inline int is_indirect_opcode(void *handler)
9241 {
9242 return ((uintptr_t)handler & PPC_OPCODE_MASK) == PPC_INDIRECT;
9243 }
9244
ind_table(void * handler)9245 static inline opc_handler_t **ind_table(void *handler)
9246 {
9247 return (opc_handler_t **)((uintptr_t)handler & ~PPC_OPCODE_MASK);
9248 }
9249
9250 /* Instruction table creation */
9251 /* Opcodes tables creation */
fill_new_table(opc_handler_t ** table,int len)9252 static void fill_new_table(opc_handler_t **table, int len)
9253 {
9254 int i;
9255
9256 for (i = 0; i < len; i++) {
9257 table[i] = &invalid_handler;
9258 }
9259 }
9260
create_new_table(opc_handler_t ** table,unsigned char idx)9261 static int create_new_table(opc_handler_t **table, unsigned char idx)
9262 {
9263 opc_handler_t **tmp;
9264
9265 tmp = g_new(opc_handler_t *, PPC_CPU_INDIRECT_OPCODES_LEN);
9266 fill_new_table(tmp, PPC_CPU_INDIRECT_OPCODES_LEN);
9267 table[idx] = (opc_handler_t *)((uintptr_t)tmp | PPC_INDIRECT);
9268
9269 return 0;
9270 }
9271
insert_in_table(opc_handler_t ** table,unsigned char idx,opc_handler_t * handler)9272 static int insert_in_table(opc_handler_t **table, unsigned char idx,
9273 opc_handler_t *handler)
9274 {
9275 if (table[idx] != &invalid_handler) {
9276 return -1;
9277 }
9278 table[idx] = handler;
9279
9280 return 0;
9281 }
9282
register_direct_insn(opc_handler_t ** ppc_opcodes,unsigned char idx,opc_handler_t * handler)9283 static int register_direct_insn(opc_handler_t **ppc_opcodes,
9284 unsigned char idx, opc_handler_t *handler)
9285 {
9286 if (insert_in_table(ppc_opcodes, idx, handler) < 0) {
9287 printf("*** ERROR: opcode %02x already assigned in main "
9288 "opcode table\n", idx);
9289 #if defined(DO_PPC_STATISTICS) || defined(PPC_DUMP_CPU)
9290 printf(" Registered handler '%s' - new handler '%s'\n",
9291 ppc_opcodes[idx]->oname, handler->oname);
9292 #endif
9293 return -1;
9294 }
9295
9296 return 0;
9297 }
9298
register_ind_in_table(opc_handler_t ** table,unsigned char idx1,unsigned char idx2,opc_handler_t * handler)9299 static int register_ind_in_table(opc_handler_t **table,
9300 unsigned char idx1, unsigned char idx2,
9301 opc_handler_t *handler)
9302 {
9303 if (table[idx1] == &invalid_handler) {
9304 if (create_new_table(table, idx1) < 0) {
9305 printf("*** ERROR: unable to create indirect table "
9306 "idx=%02x\n", idx1);
9307 return -1;
9308 }
9309 } else {
9310 if (!is_indirect_opcode(table[idx1])) {
9311 printf("*** ERROR: idx %02x already assigned to a direct "
9312 "opcode\n", idx1);
9313 #if defined(DO_PPC_STATISTICS) || defined(PPC_DUMP_CPU)
9314 printf(" Registered handler '%s' - new handler '%s'\n",
9315 ind_table(table[idx1])[idx2]->oname, handler->oname);
9316 #endif
9317 return -1;
9318 }
9319 }
9320 if (handler != NULL &&
9321 insert_in_table(ind_table(table[idx1]), idx2, handler) < 0) {
9322 printf("*** ERROR: opcode %02x already assigned in "
9323 "opcode table %02x\n", idx2, idx1);
9324 #if defined(DO_PPC_STATISTICS) || defined(PPC_DUMP_CPU)
9325 printf(" Registered handler '%s' - new handler '%s'\n",
9326 ind_table(table[idx1])[idx2]->oname, handler->oname);
9327 #endif
9328 return -1;
9329 }
9330
9331 return 0;
9332 }
9333
register_ind_insn(opc_handler_t ** ppc_opcodes,unsigned char idx1,unsigned char idx2,opc_handler_t * handler)9334 static int register_ind_insn(opc_handler_t **ppc_opcodes,
9335 unsigned char idx1, unsigned char idx2,
9336 opc_handler_t *handler)
9337 {
9338 return register_ind_in_table(ppc_opcodes, idx1, idx2, handler);
9339 }
9340
register_dblind_insn(opc_handler_t ** ppc_opcodes,unsigned char idx1,unsigned char idx2,unsigned char idx3,opc_handler_t * handler)9341 static int register_dblind_insn(opc_handler_t **ppc_opcodes,
9342 unsigned char idx1, unsigned char idx2,
9343 unsigned char idx3, opc_handler_t *handler)
9344 {
9345 if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) {
9346 printf("*** ERROR: unable to join indirect table idx "
9347 "[%02x-%02x]\n", idx1, idx2);
9348 return -1;
9349 }
9350 if (register_ind_in_table(ind_table(ppc_opcodes[idx1]), idx2, idx3,
9351 handler) < 0) {
9352 printf("*** ERROR: unable to insert opcode "
9353 "[%02x-%02x-%02x]\n", idx1, idx2, idx3);
9354 return -1;
9355 }
9356
9357 return 0;
9358 }
9359
register_trplind_insn(opc_handler_t ** ppc_opcodes,unsigned char idx1,unsigned char idx2,unsigned char idx3,unsigned char idx4,opc_handler_t * handler)9360 static int register_trplind_insn(opc_handler_t **ppc_opcodes,
9361 unsigned char idx1, unsigned char idx2,
9362 unsigned char idx3, unsigned char idx4,
9363 opc_handler_t *handler)
9364 {
9365 opc_handler_t **table;
9366
9367 if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) {
9368 printf("*** ERROR: unable to join indirect table idx "
9369 "[%02x-%02x]\n", idx1, idx2);
9370 return -1;
9371 }
9372 table = ind_table(ppc_opcodes[idx1]);
9373 if (register_ind_in_table(table, idx2, idx3, NULL) < 0) {
9374 printf("*** ERROR: unable to join 2nd-level indirect table idx "
9375 "[%02x-%02x-%02x]\n", idx1, idx2, idx3);
9376 return -1;
9377 }
9378 table = ind_table(table[idx2]);
9379 if (register_ind_in_table(table, idx3, idx4, handler) < 0) {
9380 printf("*** ERROR: unable to insert opcode "
9381 "[%02x-%02x-%02x-%02x]\n", idx1, idx2, idx3, idx4);
9382 return -1;
9383 }
9384 return 0;
9385 }
register_insn(opc_handler_t ** ppc_opcodes,opcode_t * insn)9386 static int register_insn(opc_handler_t **ppc_opcodes, opcode_t *insn)
9387 {
9388 if (insn->opc2 != 0xFF) {
9389 if (insn->opc3 != 0xFF) {
9390 if (insn->opc4 != 0xFF) {
9391 if (register_trplind_insn(ppc_opcodes, insn->opc1, insn->opc2,
9392 insn->opc3, insn->opc4,
9393 &insn->handler) < 0) {
9394 return -1;
9395 }
9396 } else {
9397 if (register_dblind_insn(ppc_opcodes, insn->opc1, insn->opc2,
9398 insn->opc3, &insn->handler) < 0) {
9399 return -1;
9400 }
9401 }
9402 } else {
9403 if (register_ind_insn(ppc_opcodes, insn->opc1,
9404 insn->opc2, &insn->handler) < 0) {
9405 return -1;
9406 }
9407 }
9408 } else {
9409 if (register_direct_insn(ppc_opcodes, insn->opc1, &insn->handler) < 0) {
9410 return -1;
9411 }
9412 }
9413
9414 return 0;
9415 }
9416
test_opcode_table(opc_handler_t ** table,int len)9417 static int test_opcode_table(opc_handler_t **table, int len)
9418 {
9419 int i, count, tmp;
9420
9421 for (i = 0, count = 0; i < len; i++) {
9422 /* Consistency fixup */
9423 if (table[i] == NULL) {
9424 table[i] = &invalid_handler;
9425 }
9426 if (table[i] != &invalid_handler) {
9427 if (is_indirect_opcode(table[i])) {
9428 tmp = test_opcode_table(ind_table(table[i]),
9429 PPC_CPU_INDIRECT_OPCODES_LEN);
9430 if (tmp == 0) {
9431 free(table[i]);
9432 table[i] = &invalid_handler;
9433 } else {
9434 count++;
9435 }
9436 } else {
9437 count++;
9438 }
9439 }
9440 }
9441
9442 return count;
9443 }
9444
fix_opcode_tables(opc_handler_t ** ppc_opcodes)9445 static void fix_opcode_tables(opc_handler_t **ppc_opcodes)
9446 {
9447 if (test_opcode_table(ppc_opcodes, PPC_CPU_OPCODES_LEN) == 0) {
9448 printf("*** WARNING: no opcode defined !\n");
9449 }
9450 }
9451
9452 /*****************************************************************************/
create_ppc_opcodes(PowerPCCPU * cpu,Error ** errp)9453 static void create_ppc_opcodes(PowerPCCPU *cpu, Error **errp)
9454 {
9455 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
9456 opcode_t *opc;
9457
9458 fill_new_table(cpu->opcodes, PPC_CPU_OPCODES_LEN);
9459 for (opc = opcodes; opc < &opcodes[ARRAY_SIZE(opcodes)]; opc++) {
9460 if (((opc->handler.type & pcc->insns_flags) != 0) ||
9461 ((opc->handler.type2 & pcc->insns_flags2) != 0)) {
9462 if (register_insn(cpu->opcodes, opc) < 0) {
9463 error_setg(errp, "ERROR initializing PowerPC instruction "
9464 "0x%02x 0x%02x 0x%02x", opc->opc1, opc->opc2,
9465 opc->opc3);
9466 return;
9467 }
9468 }
9469 }
9470 fix_opcode_tables(cpu->opcodes);
9471 fflush(stdout);
9472 fflush(stderr);
9473 }
9474
9475 #if defined(PPC_DUMP_CPU)
dump_ppc_insns(CPUPPCState * env)9476 static void dump_ppc_insns(CPUPPCState *env)
9477 {
9478 opc_handler_t **table, *handler;
9479 const char *p, *q;
9480 uint8_t opc1, opc2, opc3, opc4;
9481
9482 printf("Instructions set:\n");
9483 /* opc1 is 6 bits long */
9484 for (opc1 = 0x00; opc1 < PPC_CPU_OPCODES_LEN; opc1++) {
9485 table = env->opcodes;
9486 handler = table[opc1];
9487 if (is_indirect_opcode(handler)) {
9488 /* opc2 is 5 bits long */
9489 for (opc2 = 0; opc2 < PPC_CPU_INDIRECT_OPCODES_LEN; opc2++) {
9490 table = env->opcodes;
9491 handler = env->opcodes[opc1];
9492 table = ind_table(handler);
9493 handler = table[opc2];
9494 if (is_indirect_opcode(handler)) {
9495 table = ind_table(handler);
9496 /* opc3 is 5 bits long */
9497 for (opc3 = 0; opc3 < PPC_CPU_INDIRECT_OPCODES_LEN;
9498 opc3++) {
9499 handler = table[opc3];
9500 if (is_indirect_opcode(handler)) {
9501 table = ind_table(handler);
9502 /* opc4 is 5 bits long */
9503 for (opc4 = 0; opc4 < PPC_CPU_INDIRECT_OPCODES_LEN;
9504 opc4++) {
9505 handler = table[opc4];
9506 if (handler->handler != &gen_invalid) {
9507 printf("INSN: %02x %02x %02x %02x -- "
9508 "(%02d %04d %02d) : %s\n",
9509 opc1, opc2, opc3, opc4,
9510 opc1, (opc3 << 5) | opc2, opc4,
9511 handler->oname);
9512 }
9513 }
9514 } else {
9515 if (handler->handler != &gen_invalid) {
9516 /* Special hack to properly dump SPE insns */
9517 p = strchr(handler->oname, '_');
9518 if (p == NULL) {
9519 printf("INSN: %02x %02x %02x (%02d %04d) : "
9520 "%s\n",
9521 opc1, opc2, opc3, opc1,
9522 (opc3 << 5) | opc2,
9523 handler->oname);
9524 } else {
9525 q = "speundef";
9526 if ((p - handler->oname) != strlen(q)
9527 || (memcmp(handler->oname, q, strlen(q))
9528 != 0)) {
9529 /* First instruction */
9530 printf("INSN: %02x %02x %02x"
9531 "(%02d %04d) : %.*s\n",
9532 opc1, opc2 << 1, opc3, opc1,
9533 (opc3 << 6) | (opc2 << 1),
9534 (int)(p - handler->oname),
9535 handler->oname);
9536 }
9537 if (strcmp(p + 1, q) != 0) {
9538 /* Second instruction */
9539 printf("INSN: %02x %02x %02x "
9540 "(%02d %04d) : %s\n", opc1,
9541 (opc2 << 1) | 1, opc3, opc1,
9542 (opc3 << 6) | (opc2 << 1) | 1,
9543 p + 1);
9544 }
9545 }
9546 }
9547 }
9548 }
9549 } else {
9550 if (handler->handler != &gen_invalid) {
9551 printf("INSN: %02x %02x -- (%02d %04d) : %s\n",
9552 opc1, opc2, opc1, opc2, handler->oname);
9553 }
9554 }
9555 }
9556 } else {
9557 if (handler->handler != &gen_invalid) {
9558 printf("INSN: %02x -- -- (%02d ----) : %s\n",
9559 opc1, opc1, handler->oname);
9560 }
9561 }
9562 }
9563 }
9564 #endif
9565
avr_need_swap(CPUPPCState * env)9566 static bool avr_need_swap(CPUPPCState *env)
9567 {
9568 #ifdef HOST_WORDS_BIGENDIAN
9569 return msr_le;
9570 #else
9571 return !msr_le;
9572 #endif
9573 }
9574
9575 #if !defined(CONFIG_USER_ONLY)
gdb_find_spr_idx(CPUPPCState * env,int n)9576 static int gdb_find_spr_idx(CPUPPCState *env, int n)
9577 {
9578 int i;
9579
9580 for (i = 0; i < ARRAY_SIZE(env->spr_cb); i++) {
9581 ppc_spr_t *spr = &env->spr_cb[i];
9582
9583 if (spr->name && spr->gdb_id == n) {
9584 return i;
9585 }
9586 }
9587 return -1;
9588 }
9589
gdb_get_spr_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9590 static int gdb_get_spr_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9591 {
9592 int reg;
9593 int len;
9594
9595 reg = gdb_find_spr_idx(env, n);
9596 if (reg < 0) {
9597 return 0;
9598 }
9599
9600 len = TARGET_LONG_SIZE;
9601 stn_p(mem_buf, len, env->spr[reg]);
9602 ppc_maybe_bswap_register(env, mem_buf, len);
9603 return len;
9604 }
9605
gdb_set_spr_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9606 static int gdb_set_spr_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9607 {
9608 int reg;
9609 int len;
9610
9611 reg = gdb_find_spr_idx(env, n);
9612 if (reg < 0) {
9613 return 0;
9614 }
9615
9616 len = TARGET_LONG_SIZE;
9617 ppc_maybe_bswap_register(env, mem_buf, len);
9618 env->spr[reg] = ldn_p(mem_buf, len);
9619
9620 return len;
9621 }
9622 #endif
9623
gdb_get_float_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9624 static int gdb_get_float_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9625 {
9626 if (n < 32) {
9627 stfq_p(mem_buf, *cpu_fpr_ptr(env, n));
9628 ppc_maybe_bswap_register(env, mem_buf, 8);
9629 return 8;
9630 }
9631 if (n == 32) {
9632 stl_p(mem_buf, env->fpscr);
9633 ppc_maybe_bswap_register(env, mem_buf, 4);
9634 return 4;
9635 }
9636 return 0;
9637 }
9638
gdb_set_float_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9639 static int gdb_set_float_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9640 {
9641 if (n < 32) {
9642 ppc_maybe_bswap_register(env, mem_buf, 8);
9643 *cpu_fpr_ptr(env, n) = ldfq_p(mem_buf);
9644 return 8;
9645 }
9646 if (n == 32) {
9647 ppc_maybe_bswap_register(env, mem_buf, 4);
9648 helper_store_fpscr(env, ldl_p(mem_buf), 0xffffffff);
9649 return 4;
9650 }
9651 return 0;
9652 }
9653
gdb_get_avr_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9654 static int gdb_get_avr_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9655 {
9656 if (n < 32) {
9657 ppc_avr_t *avr = cpu_avr_ptr(env, n);
9658 if (!avr_need_swap(env)) {
9659 stq_p(mem_buf, avr->u64[0]);
9660 stq_p(mem_buf + 8, avr->u64[1]);
9661 } else {
9662 stq_p(mem_buf, avr->u64[1]);
9663 stq_p(mem_buf + 8, avr->u64[0]);
9664 }
9665 ppc_maybe_bswap_register(env, mem_buf, 8);
9666 ppc_maybe_bswap_register(env, mem_buf + 8, 8);
9667 return 16;
9668 }
9669 if (n == 32) {
9670 stl_p(mem_buf, helper_mfvscr(env));
9671 ppc_maybe_bswap_register(env, mem_buf, 4);
9672 return 4;
9673 }
9674 if (n == 33) {
9675 stl_p(mem_buf, (uint32_t)env->spr[SPR_VRSAVE]);
9676 ppc_maybe_bswap_register(env, mem_buf, 4);
9677 return 4;
9678 }
9679 return 0;
9680 }
9681
gdb_set_avr_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9682 static int gdb_set_avr_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9683 {
9684 if (n < 32) {
9685 ppc_avr_t *avr = cpu_avr_ptr(env, n);
9686 ppc_maybe_bswap_register(env, mem_buf, 8);
9687 ppc_maybe_bswap_register(env, mem_buf + 8, 8);
9688 if (!avr_need_swap(env)) {
9689 avr->u64[0] = ldq_p(mem_buf);
9690 avr->u64[1] = ldq_p(mem_buf + 8);
9691 } else {
9692 avr->u64[1] = ldq_p(mem_buf);
9693 avr->u64[0] = ldq_p(mem_buf + 8);
9694 }
9695 return 16;
9696 }
9697 if (n == 32) {
9698 ppc_maybe_bswap_register(env, mem_buf, 4);
9699 helper_mtvscr(env, ldl_p(mem_buf));
9700 return 4;
9701 }
9702 if (n == 33) {
9703 ppc_maybe_bswap_register(env, mem_buf, 4);
9704 env->spr[SPR_VRSAVE] = (target_ulong)ldl_p(mem_buf);
9705 return 4;
9706 }
9707 return 0;
9708 }
9709
gdb_get_spe_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9710 static int gdb_get_spe_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9711 {
9712 if (n < 32) {
9713 #if defined(TARGET_PPC64)
9714 stl_p(mem_buf, env->gpr[n] >> 32);
9715 ppc_maybe_bswap_register(env, mem_buf, 4);
9716 #else
9717 stl_p(mem_buf, env->gprh[n]);
9718 #endif
9719 return 4;
9720 }
9721 if (n == 32) {
9722 stq_p(mem_buf, env->spe_acc);
9723 ppc_maybe_bswap_register(env, mem_buf, 8);
9724 return 8;
9725 }
9726 if (n == 33) {
9727 stl_p(mem_buf, env->spe_fscr);
9728 ppc_maybe_bswap_register(env, mem_buf, 4);
9729 return 4;
9730 }
9731 return 0;
9732 }
9733
gdb_set_spe_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9734 static int gdb_set_spe_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9735 {
9736 if (n < 32) {
9737 #if defined(TARGET_PPC64)
9738 target_ulong lo = (uint32_t)env->gpr[n];
9739 target_ulong hi;
9740
9741 ppc_maybe_bswap_register(env, mem_buf, 4);
9742
9743 hi = (target_ulong)ldl_p(mem_buf) << 32;
9744 env->gpr[n] = lo | hi;
9745 #else
9746 env->gprh[n] = ldl_p(mem_buf);
9747 #endif
9748 return 4;
9749 }
9750 if (n == 32) {
9751 ppc_maybe_bswap_register(env, mem_buf, 8);
9752 env->spe_acc = ldq_p(mem_buf);
9753 return 8;
9754 }
9755 if (n == 33) {
9756 ppc_maybe_bswap_register(env, mem_buf, 4);
9757 env->spe_fscr = ldl_p(mem_buf);
9758 return 4;
9759 }
9760 return 0;
9761 }
9762
gdb_get_vsx_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9763 static int gdb_get_vsx_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9764 {
9765 if (n < 32) {
9766 stq_p(mem_buf, *cpu_vsrl_ptr(env, n));
9767 ppc_maybe_bswap_register(env, mem_buf, 8);
9768 return 8;
9769 }
9770 return 0;
9771 }
9772
gdb_set_vsx_reg(CPUPPCState * env,uint8_t * mem_buf,int n)9773 static int gdb_set_vsx_reg(CPUPPCState *env, uint8_t *mem_buf, int n)
9774 {
9775 if (n < 32) {
9776 ppc_maybe_bswap_register(env, mem_buf, 8);
9777 *cpu_vsrl_ptr(env, n) = ldq_p(mem_buf);
9778 return 8;
9779 }
9780 return 0;
9781 }
9782
ppc_fixup_cpu(PowerPCCPU * cpu)9783 static int ppc_fixup_cpu(PowerPCCPU *cpu)
9784 {
9785 CPUPPCState *env = &cpu->env;
9786
9787 /*
9788 * TCG doesn't (yet) emulate some groups of instructions that are
9789 * implemented on some otherwise supported CPUs (e.g. VSX and
9790 * decimal floating point instructions on POWER7). We remove
9791 * unsupported instruction groups from the cpu state's instruction
9792 * masks and hope the guest can cope. For at least the pseries
9793 * machine, the unavailability of these instructions can be
9794 * advertised to the guest via the device tree.
9795 */
9796 if ((env->insns_flags & ~PPC_TCG_INSNS)
9797 || (env->insns_flags2 & ~PPC_TCG_INSNS2)) {
9798 warn_report("Disabling some instructions which are not "
9799 "emulated by TCG (0x%" PRIx64 ", 0x%" PRIx64 ")",
9800 env->insns_flags & ~PPC_TCG_INSNS,
9801 env->insns_flags2 & ~PPC_TCG_INSNS2);
9802 }
9803 env->insns_flags &= PPC_TCG_INSNS;
9804 env->insns_flags2 &= PPC_TCG_INSNS2;
9805 return 0;
9806 }
9807
ppc_cpu_realize(DeviceState * dev,Error ** errp)9808 static void ppc_cpu_realize(DeviceState *dev, Error **errp)
9809 {
9810 CPUState *cs = CPU(dev);
9811 PowerPCCPU *cpu = POWERPC_CPU(dev);
9812 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
9813 Error *local_err = NULL;
9814
9815 cpu_exec_realizefn(cs, &local_err);
9816 if (local_err != NULL) {
9817 error_propagate(errp, local_err);
9818 return;
9819 }
9820 if (cpu->vcpu_id == UNASSIGNED_CPU_INDEX) {
9821 cpu->vcpu_id = cs->cpu_index;
9822 }
9823
9824 if (tcg_enabled()) {
9825 if (ppc_fixup_cpu(cpu) != 0) {
9826 error_setg(errp, "Unable to emulate selected CPU with TCG");
9827 goto unrealize;
9828 }
9829 }
9830
9831 create_ppc_opcodes(cpu, &local_err);
9832 if (local_err != NULL) {
9833 error_propagate(errp, local_err);
9834 goto unrealize;
9835 }
9836 init_ppc_proc(cpu);
9837
9838 if (pcc->insns_flags & PPC_FLOAT) {
9839 gdb_register_coprocessor(cs, gdb_get_float_reg, gdb_set_float_reg,
9840 33, "power-fpu.xml", 0);
9841 }
9842 if (pcc->insns_flags & PPC_ALTIVEC) {
9843 gdb_register_coprocessor(cs, gdb_get_avr_reg, gdb_set_avr_reg,
9844 34, "power-altivec.xml", 0);
9845 }
9846 if (pcc->insns_flags & PPC_SPE) {
9847 gdb_register_coprocessor(cs, gdb_get_spe_reg, gdb_set_spe_reg,
9848 34, "power-spe.xml", 0);
9849 }
9850 if (pcc->insns_flags2 & PPC2_VSX) {
9851 gdb_register_coprocessor(cs, gdb_get_vsx_reg, gdb_set_vsx_reg,
9852 32, "power-vsx.xml", 0);
9853 }
9854 #ifndef CONFIG_USER_ONLY
9855 gdb_register_coprocessor(cs, gdb_get_spr_reg, gdb_set_spr_reg,
9856 pcc->gdb_num_sprs, "power-spr.xml", 0);
9857 #endif
9858 qemu_init_vcpu(cs);
9859
9860 pcc->parent_realize(dev, errp);
9861
9862 #if defined(PPC_DUMP_CPU)
9863 {
9864 CPUPPCState *env = &cpu->env;
9865 const char *mmu_model, *excp_model, *bus_model;
9866 switch (env->mmu_model) {
9867 case POWERPC_MMU_32B:
9868 mmu_model = "PowerPC 32";
9869 break;
9870 case POWERPC_MMU_SOFT_6xx:
9871 mmu_model = "PowerPC 6xx/7xx with software driven TLBs";
9872 break;
9873 case POWERPC_MMU_SOFT_74xx:
9874 mmu_model = "PowerPC 74xx with software driven TLBs";
9875 break;
9876 case POWERPC_MMU_SOFT_4xx:
9877 mmu_model = "PowerPC 4xx with software driven TLBs";
9878 break;
9879 case POWERPC_MMU_SOFT_4xx_Z:
9880 mmu_model = "PowerPC 4xx with software driven TLBs "
9881 "and zones protections";
9882 break;
9883 case POWERPC_MMU_REAL:
9884 mmu_model = "PowerPC real mode only";
9885 break;
9886 case POWERPC_MMU_MPC8xx:
9887 mmu_model = "PowerPC MPC8xx";
9888 break;
9889 case POWERPC_MMU_BOOKE:
9890 mmu_model = "PowerPC BookE";
9891 break;
9892 case POWERPC_MMU_BOOKE206:
9893 mmu_model = "PowerPC BookE 2.06";
9894 break;
9895 case POWERPC_MMU_601:
9896 mmu_model = "PowerPC 601";
9897 break;
9898 #if defined(TARGET_PPC64)
9899 case POWERPC_MMU_64B:
9900 mmu_model = "PowerPC 64";
9901 break;
9902 #endif
9903 default:
9904 mmu_model = "Unknown or invalid";
9905 break;
9906 }
9907 switch (env->excp_model) {
9908 case POWERPC_EXCP_STD:
9909 excp_model = "PowerPC";
9910 break;
9911 case POWERPC_EXCP_40x:
9912 excp_model = "PowerPC 40x";
9913 break;
9914 case POWERPC_EXCP_601:
9915 excp_model = "PowerPC 601";
9916 break;
9917 case POWERPC_EXCP_602:
9918 excp_model = "PowerPC 602";
9919 break;
9920 case POWERPC_EXCP_603:
9921 excp_model = "PowerPC 603";
9922 break;
9923 case POWERPC_EXCP_603E:
9924 excp_model = "PowerPC 603e";
9925 break;
9926 case POWERPC_EXCP_604:
9927 excp_model = "PowerPC 604";
9928 break;
9929 case POWERPC_EXCP_7x0:
9930 excp_model = "PowerPC 740/750";
9931 break;
9932 case POWERPC_EXCP_7x5:
9933 excp_model = "PowerPC 745/755";
9934 break;
9935 case POWERPC_EXCP_74xx:
9936 excp_model = "PowerPC 74xx";
9937 break;
9938 case POWERPC_EXCP_BOOKE:
9939 excp_model = "PowerPC BookE";
9940 break;
9941 #if defined(TARGET_PPC64)
9942 case POWERPC_EXCP_970:
9943 excp_model = "PowerPC 970";
9944 break;
9945 #endif
9946 default:
9947 excp_model = "Unknown or invalid";
9948 break;
9949 }
9950 switch (env->bus_model) {
9951 case PPC_FLAGS_INPUT_6xx:
9952 bus_model = "PowerPC 6xx";
9953 break;
9954 case PPC_FLAGS_INPUT_BookE:
9955 bus_model = "PowerPC BookE";
9956 break;
9957 case PPC_FLAGS_INPUT_405:
9958 bus_model = "PowerPC 405";
9959 break;
9960 case PPC_FLAGS_INPUT_401:
9961 bus_model = "PowerPC 401/403";
9962 break;
9963 case PPC_FLAGS_INPUT_RCPU:
9964 bus_model = "RCPU / MPC8xx";
9965 break;
9966 #if defined(TARGET_PPC64)
9967 case PPC_FLAGS_INPUT_970:
9968 bus_model = "PowerPC 970";
9969 break;
9970 #endif
9971 default:
9972 bus_model = "Unknown or invalid";
9973 break;
9974 }
9975 printf("PowerPC %-12s : PVR %08x MSR %016" PRIx64 "\n"
9976 " MMU model : %s\n",
9977 object_class_get_name(OBJECT_CLASS(pcc)),
9978 pcc->pvr, pcc->msr_mask, mmu_model);
9979 #if !defined(CONFIG_USER_ONLY)
9980 if (env->tlb.tlb6) {
9981 printf(" %d %s TLB in %d ways\n",
9982 env->nb_tlb, env->id_tlbs ? "splitted" : "merged",
9983 env->nb_ways);
9984 }
9985 #endif
9986 printf(" Exceptions model : %s\n"
9987 " Bus model : %s\n",
9988 excp_model, bus_model);
9989 printf(" MSR features :\n");
9990 if (env->flags & POWERPC_FLAG_SPE) {
9991 printf(" signal processing engine enable"
9992 "\n");
9993 } else if (env->flags & POWERPC_FLAG_VRE) {
9994 printf(" vector processor enable\n");
9995 }
9996 if (env->flags & POWERPC_FLAG_TGPR) {
9997 printf(" temporary GPRs\n");
9998 } else if (env->flags & POWERPC_FLAG_CE) {
9999 printf(" critical input enable\n");
10000 }
10001 if (env->flags & POWERPC_FLAG_SE) {
10002 printf(" single-step trace mode\n");
10003 } else if (env->flags & POWERPC_FLAG_DWE) {
10004 printf(" debug wait enable\n");
10005 } else if (env->flags & POWERPC_FLAG_UBLE) {
10006 printf(" user BTB lock enable\n");
10007 }
10008 if (env->flags & POWERPC_FLAG_BE) {
10009 printf(" branch-step trace mode\n");
10010 } else if (env->flags & POWERPC_FLAG_DE) {
10011 printf(" debug interrupt enable\n");
10012 }
10013 if (env->flags & POWERPC_FLAG_PX) {
10014 printf(" inclusive protection\n");
10015 } else if (env->flags & POWERPC_FLAG_PMM) {
10016 printf(" performance monitor mark\n");
10017 }
10018 if (env->flags == POWERPC_FLAG_NONE) {
10019 printf(" none\n");
10020 }
10021 printf(" Time-base/decrementer clock source: %s\n",
10022 env->flags & POWERPC_FLAG_RTC_CLK ? "RTC clock" : "bus clock");
10023 dump_ppc_insns(env);
10024 dump_ppc_sprs(env);
10025 fflush(stdout);
10026 }
10027 #endif
10028 return;
10029
10030 unrealize:
10031 cpu_exec_unrealizefn(cs);
10032 }
10033
ppc_cpu_unrealize(DeviceState * dev,Error ** errp)10034 static void ppc_cpu_unrealize(DeviceState *dev, Error **errp)
10035 {
10036 PowerPCCPU *cpu = POWERPC_CPU(dev);
10037 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
10038 Error *local_err = NULL;
10039 opc_handler_t **table, **table_2;
10040 int i, j, k;
10041
10042 pcc->parent_unrealize(dev, &local_err);
10043 if (local_err != NULL) {
10044 error_propagate(errp, local_err);
10045 return;
10046 }
10047
10048 for (i = 0; i < PPC_CPU_OPCODES_LEN; i++) {
10049 if (cpu->opcodes[i] == &invalid_handler) {
10050 continue;
10051 }
10052 if (is_indirect_opcode(cpu->opcodes[i])) {
10053 table = ind_table(cpu->opcodes[i]);
10054 for (j = 0; j < PPC_CPU_INDIRECT_OPCODES_LEN; j++) {
10055 if (table[j] == &invalid_handler) {
10056 continue;
10057 }
10058 if (is_indirect_opcode(table[j])) {
10059 table_2 = ind_table(table[j]);
10060 for (k = 0; k < PPC_CPU_INDIRECT_OPCODES_LEN; k++) {
10061 if (table_2[k] != &invalid_handler &&
10062 is_indirect_opcode(table_2[k])) {
10063 g_free((opc_handler_t *)((uintptr_t)table_2[k] &
10064 ~PPC_INDIRECT));
10065 }
10066 }
10067 g_free((opc_handler_t *)((uintptr_t)table[j] &
10068 ~PPC_INDIRECT));
10069 }
10070 }
10071 g_free((opc_handler_t *)((uintptr_t)cpu->opcodes[i] &
10072 ~PPC_INDIRECT));
10073 }
10074 }
10075 }
10076
ppc_cpu_compare_class_pvr(gconstpointer a,gconstpointer b)10077 static gint ppc_cpu_compare_class_pvr(gconstpointer a, gconstpointer b)
10078 {
10079 ObjectClass *oc = (ObjectClass *)a;
10080 uint32_t pvr = *(uint32_t *)b;
10081 PowerPCCPUClass *pcc = (PowerPCCPUClass *)a;
10082
10083 /* -cpu host does a PVR lookup during construction */
10084 if (unlikely(strcmp(object_class_get_name(oc),
10085 TYPE_HOST_POWERPC_CPU) == 0)) {
10086 return -1;
10087 }
10088
10089 return pcc->pvr == pvr ? 0 : -1;
10090 }
10091
ppc_cpu_class_by_pvr(uint32_t pvr)10092 PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr)
10093 {
10094 GSList *list, *item;
10095 PowerPCCPUClass *pcc = NULL;
10096
10097 list = object_class_get_list(TYPE_POWERPC_CPU, false);
10098 item = g_slist_find_custom(list, &pvr, ppc_cpu_compare_class_pvr);
10099 if (item != NULL) {
10100 pcc = POWERPC_CPU_CLASS(item->data);
10101 }
10102 g_slist_free(list);
10103
10104 return pcc;
10105 }
10106
ppc_cpu_compare_class_pvr_mask(gconstpointer a,gconstpointer b)10107 static gint ppc_cpu_compare_class_pvr_mask(gconstpointer a, gconstpointer b)
10108 {
10109 ObjectClass *oc = (ObjectClass *)a;
10110 uint32_t pvr = *(uint32_t *)b;
10111 PowerPCCPUClass *pcc = (PowerPCCPUClass *)a;
10112
10113 /* -cpu host does a PVR lookup during construction */
10114 if (unlikely(strcmp(object_class_get_name(oc),
10115 TYPE_HOST_POWERPC_CPU) == 0)) {
10116 return -1;
10117 }
10118
10119 if (pcc->pvr_match(pcc, pvr)) {
10120 return 0;
10121 }
10122
10123 return -1;
10124 }
10125
ppc_cpu_class_by_pvr_mask(uint32_t pvr)10126 PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr)
10127 {
10128 GSList *list, *item;
10129 PowerPCCPUClass *pcc = NULL;
10130
10131 list = object_class_get_list(TYPE_POWERPC_CPU, true);
10132 item = g_slist_find_custom(list, &pvr, ppc_cpu_compare_class_pvr_mask);
10133 if (item != NULL) {
10134 pcc = POWERPC_CPU_CLASS(item->data);
10135 }
10136 g_slist_free(list);
10137
10138 return pcc;
10139 }
10140
ppc_cpu_lookup_alias(const char * alias)10141 static const char *ppc_cpu_lookup_alias(const char *alias)
10142 {
10143 int ai;
10144
10145 for (ai = 0; ppc_cpu_aliases[ai].alias != NULL; ai++) {
10146 if (strcmp(ppc_cpu_aliases[ai].alias, alias) == 0) {
10147 return ppc_cpu_aliases[ai].model;
10148 }
10149 }
10150
10151 return NULL;
10152 }
10153
ppc_cpu_class_by_name(const char * name)10154 static ObjectClass *ppc_cpu_class_by_name(const char *name)
10155 {
10156 char *cpu_model, *typename;
10157 ObjectClass *oc;
10158 const char *p;
10159 unsigned long pvr;
10160
10161 /*
10162 * Lookup by PVR if cpu_model is valid 8 digit hex number (excl:
10163 * 0x prefix if present)
10164 */
10165 if (!qemu_strtoul(name, &p, 16, &pvr)) {
10166 int len = p - name;
10167 len = (len == 10) && (name[1] == 'x') ? len - 2 : len;
10168 if ((len == 8) && (*p == '\0')) {
10169 return OBJECT_CLASS(ppc_cpu_class_by_pvr(pvr));
10170 }
10171 }
10172
10173 cpu_model = g_ascii_strdown(name, -1);
10174 p = ppc_cpu_lookup_alias(cpu_model);
10175 if (p) {
10176 g_free(cpu_model);
10177 cpu_model = g_strdup(p);
10178 }
10179
10180 typename = g_strdup_printf("%s" POWERPC_CPU_TYPE_SUFFIX, cpu_model);
10181 oc = object_class_by_name(typename);
10182 g_free(typename);
10183 g_free(cpu_model);
10184
10185 return oc;
10186 }
10187
ppc_cpu_parse_featurestr(const char * type,char * features,Error ** errp)10188 static void ppc_cpu_parse_featurestr(const char *type, char *features,
10189 Error **errp)
10190 {
10191 Object *machine = qdev_get_machine();
10192 const PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(object_class_by_name(type));
10193
10194 if (!features) {
10195 return;
10196 }
10197
10198 if (object_property_find(machine, "max-cpu-compat", NULL)) {
10199 int i;
10200 char **inpieces;
10201 char *s = features;
10202 Error *local_err = NULL;
10203 char *compat_str = NULL;
10204
10205 /*
10206 * Backwards compatibility hack:
10207 *
10208 * CPUs had a "compat=" property which didn't make sense for
10209 * anything except pseries. It was replaced by "max-cpu-compat"
10210 * machine option. This supports old command lines like
10211 * -cpu POWER8,compat=power7
10212 * By stripping the compat option and applying it to the machine
10213 * before passing it on to the cpu level parser.
10214 */
10215 inpieces = g_strsplit(features, ",", 0);
10216 *s = '\0';
10217 for (i = 0; inpieces[i]; i++) {
10218 if (g_str_has_prefix(inpieces[i], "compat=")) {
10219 compat_str = inpieces[i];
10220 continue;
10221 }
10222 if ((i != 0) && (s != features)) {
10223 s = g_stpcpy(s, ",");
10224 }
10225 s = g_stpcpy(s, inpieces[i]);
10226 }
10227
10228 if (compat_str) {
10229 char *v = compat_str + strlen("compat=");
10230 object_property_set_str(machine, v, "max-cpu-compat", &local_err);
10231 }
10232 g_strfreev(inpieces);
10233 if (local_err) {
10234 error_propagate(errp, local_err);
10235 return;
10236 }
10237 }
10238
10239 /* do property processing with generic handler */
10240 pcc->parent_parse_features(type, features, errp);
10241 }
10242
ppc_cpu_get_family_class(PowerPCCPUClass * pcc)10243 PowerPCCPUClass *ppc_cpu_get_family_class(PowerPCCPUClass *pcc)
10244 {
10245 ObjectClass *oc = OBJECT_CLASS(pcc);
10246
10247 while (oc && !object_class_is_abstract(oc)) {
10248 oc = object_class_get_parent(oc);
10249 }
10250 assert(oc);
10251
10252 return POWERPC_CPU_CLASS(oc);
10253 }
10254
10255 /* Sort by PVR, ordering special case "host" last. */
ppc_cpu_list_compare(gconstpointer a,gconstpointer b)10256 static gint ppc_cpu_list_compare(gconstpointer a, gconstpointer b)
10257 {
10258 ObjectClass *oc_a = (ObjectClass *)a;
10259 ObjectClass *oc_b = (ObjectClass *)b;
10260 PowerPCCPUClass *pcc_a = POWERPC_CPU_CLASS(oc_a);
10261 PowerPCCPUClass *pcc_b = POWERPC_CPU_CLASS(oc_b);
10262 const char *name_a = object_class_get_name(oc_a);
10263 const char *name_b = object_class_get_name(oc_b);
10264
10265 if (strcmp(name_a, TYPE_HOST_POWERPC_CPU) == 0) {
10266 return 1;
10267 } else if (strcmp(name_b, TYPE_HOST_POWERPC_CPU) == 0) {
10268 return -1;
10269 } else {
10270 /* Avoid an integer overflow during subtraction */
10271 if (pcc_a->pvr < pcc_b->pvr) {
10272 return -1;
10273 } else if (pcc_a->pvr > pcc_b->pvr) {
10274 return 1;
10275 } else {
10276 return 0;
10277 }
10278 }
10279 }
10280
ppc_cpu_list_entry(gpointer data,gpointer user_data)10281 static void ppc_cpu_list_entry(gpointer data, gpointer user_data)
10282 {
10283 ObjectClass *oc = data;
10284 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
10285 DeviceClass *family = DEVICE_CLASS(ppc_cpu_get_family_class(pcc));
10286 const char *typename = object_class_get_name(oc);
10287 char *name;
10288 int i;
10289
10290 if (unlikely(strcmp(typename, TYPE_HOST_POWERPC_CPU) == 0)) {
10291 return;
10292 }
10293
10294 name = g_strndup(typename,
10295 strlen(typename) - strlen(POWERPC_CPU_TYPE_SUFFIX));
10296 qemu_printf("PowerPC %-16s PVR %08x\n", name, pcc->pvr);
10297 for (i = 0; ppc_cpu_aliases[i].alias != NULL; i++) {
10298 PowerPCCPUAlias *alias = &ppc_cpu_aliases[i];
10299 ObjectClass *alias_oc = ppc_cpu_class_by_name(alias->model);
10300
10301 if (alias_oc != oc) {
10302 continue;
10303 }
10304 /*
10305 * If running with KVM, we might update the family alias later, so
10306 * avoid printing the wrong alias here and use "preferred" instead
10307 */
10308 if (strcmp(alias->alias, family->desc) == 0) {
10309 qemu_printf("PowerPC %-16s (alias for preferred %s CPU)\n",
10310 alias->alias, family->desc);
10311 } else {
10312 qemu_printf("PowerPC %-16s (alias for %s)\n",
10313 alias->alias, name);
10314 }
10315 }
10316 g_free(name);
10317 }
10318
ppc_cpu_list(void)10319 void ppc_cpu_list(void)
10320 {
10321 GSList *list;
10322
10323 list = object_class_get_list(TYPE_POWERPC_CPU, false);
10324 list = g_slist_sort(list, ppc_cpu_list_compare);
10325 g_slist_foreach(list, ppc_cpu_list_entry, NULL);
10326 g_slist_free(list);
10327
10328 #ifdef CONFIG_KVM
10329 qemu_printf("\n");
10330 qemu_printf("PowerPC %-16s\n", "host");
10331 #endif
10332 }
10333
ppc_cpu_defs_entry(gpointer data,gpointer user_data)10334 static void ppc_cpu_defs_entry(gpointer data, gpointer user_data)
10335 {
10336 ObjectClass *oc = data;
10337 CpuDefinitionInfoList **first = user_data;
10338 const char *typename;
10339 CpuDefinitionInfoList *entry;
10340 CpuDefinitionInfo *info;
10341
10342 typename = object_class_get_name(oc);
10343 info = g_malloc0(sizeof(*info));
10344 info->name = g_strndup(typename,
10345 strlen(typename) - strlen(POWERPC_CPU_TYPE_SUFFIX));
10346
10347 entry = g_malloc0(sizeof(*entry));
10348 entry->value = info;
10349 entry->next = *first;
10350 *first = entry;
10351 }
10352
qmp_query_cpu_definitions(Error ** errp)10353 CpuDefinitionInfoList *qmp_query_cpu_definitions(Error **errp)
10354 {
10355 CpuDefinitionInfoList *cpu_list = NULL;
10356 GSList *list;
10357 int i;
10358
10359 list = object_class_get_list(TYPE_POWERPC_CPU, false);
10360 g_slist_foreach(list, ppc_cpu_defs_entry, &cpu_list);
10361 g_slist_free(list);
10362
10363 for (i = 0; ppc_cpu_aliases[i].alias != NULL; i++) {
10364 PowerPCCPUAlias *alias = &ppc_cpu_aliases[i];
10365 ObjectClass *oc;
10366 CpuDefinitionInfoList *entry;
10367 CpuDefinitionInfo *info;
10368
10369 oc = ppc_cpu_class_by_name(alias->model);
10370 if (oc == NULL) {
10371 continue;
10372 }
10373
10374 info = g_malloc0(sizeof(*info));
10375 info->name = g_strdup(alias->alias);
10376 info->q_typename = g_strdup(object_class_get_name(oc));
10377
10378 entry = g_malloc0(sizeof(*entry));
10379 entry->value = info;
10380 entry->next = cpu_list;
10381 cpu_list = entry;
10382 }
10383
10384 return cpu_list;
10385 }
10386
ppc_cpu_set_pc(CPUState * cs,vaddr value)10387 static void ppc_cpu_set_pc(CPUState *cs, vaddr value)
10388 {
10389 PowerPCCPU *cpu = POWERPC_CPU(cs);
10390
10391 cpu->env.nip = value;
10392 }
10393
ppc_cpu_has_work(CPUState * cs)10394 static bool ppc_cpu_has_work(CPUState *cs)
10395 {
10396 PowerPCCPU *cpu = POWERPC_CPU(cs);
10397 CPUPPCState *env = &cpu->env;
10398
10399 return msr_ee && (cs->interrupt_request & CPU_INTERRUPT_HARD);
10400 }
10401
10402 /* CPUClass::reset() */
ppc_cpu_reset(CPUState * s)10403 static void ppc_cpu_reset(CPUState *s)
10404 {
10405 PowerPCCPU *cpu = POWERPC_CPU(s);
10406 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
10407 CPUPPCState *env = &cpu->env;
10408 target_ulong msr;
10409 int i;
10410
10411 pcc->parent_reset(s);
10412
10413 msr = (target_ulong)0;
10414 msr |= (target_ulong)MSR_HVB;
10415 msr |= (target_ulong)0 << MSR_AP; /* TO BE CHECKED */
10416 msr |= (target_ulong)0 << MSR_SA; /* TO BE CHECKED */
10417 msr |= (target_ulong)1 << MSR_EP;
10418 #if defined(DO_SINGLE_STEP) && 0
10419 /* Single step trace mode */
10420 msr |= (target_ulong)1 << MSR_SE;
10421 msr |= (target_ulong)1 << MSR_BE;
10422 #endif
10423 #if defined(CONFIG_USER_ONLY)
10424 msr |= (target_ulong)1 << MSR_FP; /* Allow floating point usage */
10425 msr |= (target_ulong)1 << MSR_FE0; /* Allow floating point exceptions */
10426 msr |= (target_ulong)1 << MSR_FE1;
10427 msr |= (target_ulong)1 << MSR_VR; /* Allow altivec usage */
10428 msr |= (target_ulong)1 << MSR_VSX; /* Allow VSX usage */
10429 msr |= (target_ulong)1 << MSR_SPE; /* Allow SPE usage */
10430 msr |= (target_ulong)1 << MSR_PR;
10431 #if defined(TARGET_PPC64)
10432 msr |= (target_ulong)1 << MSR_TM; /* Transactional memory */
10433 #endif
10434 #if !defined(TARGET_WORDS_BIGENDIAN)
10435 msr |= (target_ulong)1 << MSR_LE; /* Little-endian user mode */
10436 if (!((env->msr_mask >> MSR_LE) & 1)) {
10437 fprintf(stderr, "Selected CPU does not support little-endian.\n");
10438 exit(1);
10439 }
10440 #endif
10441 #endif
10442
10443 #if defined(TARGET_PPC64)
10444 if (env->mmu_model & POWERPC_MMU_64) {
10445 msr |= (1ULL << MSR_SF);
10446 }
10447 #endif
10448
10449 hreg_store_msr(env, msr, 1);
10450
10451 #if !defined(CONFIG_USER_ONLY)
10452 env->nip = env->hreset_vector | env->excp_prefix;
10453 if (env->mmu_model != POWERPC_MMU_REAL) {
10454 ppc_tlb_invalidate_all(env);
10455 }
10456 #endif
10457
10458 hreg_compute_hflags(env);
10459 env->reserve_addr = (target_ulong)-1ULL;
10460 /* Be sure no exception or interrupt is pending */
10461 env->pending_interrupts = 0;
10462 s->exception_index = POWERPC_EXCP_NONE;
10463 env->error_code = 0;
10464
10465 /* tininess for underflow is detected before rounding */
10466 set_float_detect_tininess(float_tininess_before_rounding,
10467 &env->fp_status);
10468
10469 for (i = 0; i < ARRAY_SIZE(env->spr_cb); i++) {
10470 ppc_spr_t *spr = &env->spr_cb[i];
10471
10472 if (!spr->name) {
10473 continue;
10474 }
10475 env->spr[i] = spr->default_value;
10476 }
10477 }
10478
10479 #ifndef CONFIG_USER_ONLY
ppc_cpu_is_big_endian(CPUState * cs)10480 static bool ppc_cpu_is_big_endian(CPUState *cs)
10481 {
10482 PowerPCCPU *cpu = POWERPC_CPU(cs);
10483 CPUPPCState *env = &cpu->env;
10484
10485 cpu_synchronize_state(cs);
10486
10487 return !msr_le;
10488 }
10489
ppc_cpu_exec_enter(CPUState * cs)10490 static void ppc_cpu_exec_enter(CPUState *cs)
10491 {
10492 PowerPCCPU *cpu = POWERPC_CPU(cs);
10493
10494 if (cpu->vhyp) {
10495 PPCVirtualHypervisorClass *vhc =
10496 PPC_VIRTUAL_HYPERVISOR_GET_CLASS(cpu->vhyp);
10497 vhc->cpu_exec_enter(cpu->vhyp, cpu);
10498 }
10499 }
10500
ppc_cpu_exec_exit(CPUState * cs)10501 static void ppc_cpu_exec_exit(CPUState *cs)
10502 {
10503 PowerPCCPU *cpu = POWERPC_CPU(cs);
10504
10505 if (cpu->vhyp) {
10506 PPCVirtualHypervisorClass *vhc =
10507 PPC_VIRTUAL_HYPERVISOR_GET_CLASS(cpu->vhyp);
10508 vhc->cpu_exec_exit(cpu->vhyp, cpu);
10509 }
10510 }
10511 #endif
10512
ppc_cpu_instance_init(Object * obj)10513 static void ppc_cpu_instance_init(Object *obj)
10514 {
10515 PowerPCCPU *cpu = POWERPC_CPU(obj);
10516 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
10517 CPUPPCState *env = &cpu->env;
10518
10519 cpu_set_cpustate_pointers(cpu);
10520 cpu->vcpu_id = UNASSIGNED_CPU_INDEX;
10521
10522 env->msr_mask = pcc->msr_mask;
10523 env->mmu_model = pcc->mmu_model;
10524 env->excp_model = pcc->excp_model;
10525 env->bus_model = pcc->bus_model;
10526 env->insns_flags = pcc->insns_flags;
10527 env->insns_flags2 = pcc->insns_flags2;
10528 env->flags = pcc->flags;
10529 env->bfd_mach = pcc->bfd_mach;
10530 env->check_pow = pcc->check_pow;
10531
10532 /*
10533 * Mark HV mode as supported if the CPU has an MSR_HV bit in the
10534 * msr_mask. The mask can later be cleared by PAPR mode but the hv
10535 * mode support will remain, thus enforcing that we cannot use
10536 * priv. instructions in guest in PAPR mode. For 970 we currently
10537 * simply don't set HV in msr_mask thus simulating an "Apple mode"
10538 * 970. If we ever want to support 970 HV mode, we'll have to add
10539 * a processor attribute of some sort.
10540 */
10541 #if !defined(CONFIG_USER_ONLY)
10542 env->has_hv_mode = !!(env->msr_mask & MSR_HVB);
10543 #endif
10544
10545 ppc_hash64_init(cpu);
10546 }
10547
ppc_cpu_instance_finalize(Object * obj)10548 static void ppc_cpu_instance_finalize(Object *obj)
10549 {
10550 PowerPCCPU *cpu = POWERPC_CPU(obj);
10551
10552 ppc_hash64_finalize(cpu);
10553 }
10554
ppc_pvr_match_default(PowerPCCPUClass * pcc,uint32_t pvr)10555 static bool ppc_pvr_match_default(PowerPCCPUClass *pcc, uint32_t pvr)
10556 {
10557 return pcc->pvr == pvr;
10558 }
10559
ppc_gdb_arch_name(CPUState * cs)10560 static gchar *ppc_gdb_arch_name(CPUState *cs)
10561 {
10562 #if defined(TARGET_PPC64)
10563 return g_strdup("powerpc:common64");
10564 #else
10565 return g_strdup("powerpc:common");
10566 #endif
10567 }
10568
ppc_disas_set_info(CPUState * cs,disassemble_info * info)10569 static void ppc_disas_set_info(CPUState *cs, disassemble_info *info)
10570 {
10571 PowerPCCPU *cpu = POWERPC_CPU(cs);
10572 CPUPPCState *env = &cpu->env;
10573
10574 if ((env->hflags >> MSR_LE) & 1) {
10575 info->endian = BFD_ENDIAN_LITTLE;
10576 }
10577 info->mach = env->bfd_mach;
10578 if (!env->bfd_mach) {
10579 #ifdef TARGET_PPC64
10580 info->mach = bfd_mach_ppc64;
10581 #else
10582 info->mach = bfd_mach_ppc;
10583 #endif
10584 }
10585 info->disassembler_options = (char *)"any";
10586 info->print_insn = print_insn_ppc;
10587
10588 info->cap_arch = CS_ARCH_PPC;
10589 #ifdef TARGET_PPC64
10590 info->cap_mode = CS_MODE_64;
10591 #endif
10592 }
10593
10594 static Property ppc_cpu_properties[] = {
10595 DEFINE_PROP_BOOL("pre-2.8-migration", PowerPCCPU, pre_2_8_migration, false),
10596 DEFINE_PROP_BOOL("pre-2.10-migration", PowerPCCPU, pre_2_10_migration,
10597 false),
10598 DEFINE_PROP_BOOL("pre-3.0-migration", PowerPCCPU, pre_3_0_migration,
10599 false),
10600 DEFINE_PROP_END_OF_LIST(),
10601 };
10602
ppc_cpu_class_init(ObjectClass * oc,void * data)10603 static void ppc_cpu_class_init(ObjectClass *oc, void *data)
10604 {
10605 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc);
10606 CPUClass *cc = CPU_CLASS(oc);
10607 DeviceClass *dc = DEVICE_CLASS(oc);
10608
10609 device_class_set_parent_realize(dc, ppc_cpu_realize,
10610 &pcc->parent_realize);
10611 device_class_set_parent_unrealize(dc, ppc_cpu_unrealize,
10612 &pcc->parent_unrealize);
10613 pcc->pvr_match = ppc_pvr_match_default;
10614 pcc->interrupts_big_endian = ppc_cpu_interrupts_big_endian_always;
10615 dc->props = ppc_cpu_properties;
10616
10617 pcc->parent_reset = cc->reset;
10618 cc->reset = ppc_cpu_reset;
10619
10620 cc->class_by_name = ppc_cpu_class_by_name;
10621 pcc->parent_parse_features = cc->parse_features;
10622 cc->parse_features = ppc_cpu_parse_featurestr;
10623 cc->has_work = ppc_cpu_has_work;
10624 cc->do_interrupt = ppc_cpu_do_interrupt;
10625 cc->cpu_exec_interrupt = ppc_cpu_exec_interrupt;
10626 cc->dump_state = ppc_cpu_dump_state;
10627 cc->dump_statistics = ppc_cpu_dump_statistics;
10628 cc->set_pc = ppc_cpu_set_pc;
10629 cc->gdb_read_register = ppc_cpu_gdb_read_register;
10630 cc->gdb_write_register = ppc_cpu_gdb_write_register;
10631 cc->do_unaligned_access = ppc_cpu_do_unaligned_access;
10632 #ifndef CONFIG_USER_ONLY
10633 cc->get_phys_page_debug = ppc_cpu_get_phys_page_debug;
10634 cc->vmsd = &vmstate_ppc_cpu;
10635 #endif
10636 #if defined(CONFIG_SOFTMMU)
10637 cc->write_elf64_note = ppc64_cpu_write_elf64_note;
10638 cc->write_elf32_note = ppc32_cpu_write_elf32_note;
10639 #endif
10640
10641 cc->gdb_num_core_regs = 71;
10642 #ifndef CONFIG_USER_ONLY
10643 cc->gdb_get_dynamic_xml = ppc_gdb_get_dynamic_xml;
10644 #endif
10645 #ifdef USE_APPLE_GDB
10646 cc->gdb_read_register = ppc_cpu_gdb_read_register_apple;
10647 cc->gdb_write_register = ppc_cpu_gdb_write_register_apple;
10648 cc->gdb_num_core_regs = 71 + 32;
10649 #endif
10650
10651 cc->gdb_arch_name = ppc_gdb_arch_name;
10652 #if defined(TARGET_PPC64)
10653 cc->gdb_core_xml_file = "power64-core.xml";
10654 #else
10655 cc->gdb_core_xml_file = "power-core.xml";
10656 #endif
10657 #ifndef CONFIG_USER_ONLY
10658 cc->virtio_is_big_endian = ppc_cpu_is_big_endian;
10659 #endif
10660 #ifdef CONFIG_TCG
10661 cc->tcg_initialize = ppc_translate_init;
10662 cc->tlb_fill = ppc_cpu_tlb_fill;
10663 #endif
10664 #ifndef CONFIG_USER_ONLY
10665 cc->cpu_exec_enter = ppc_cpu_exec_enter;
10666 cc->cpu_exec_exit = ppc_cpu_exec_exit;
10667 #endif
10668
10669 cc->disas_set_info = ppc_disas_set_info;
10670
10671 dc->fw_name = "PowerPC,UNKNOWN";
10672 }
10673
10674 static const TypeInfo ppc_cpu_type_info = {
10675 .name = TYPE_POWERPC_CPU,
10676 .parent = TYPE_CPU,
10677 .instance_size = sizeof(PowerPCCPU),
10678 .instance_init = ppc_cpu_instance_init,
10679 .instance_finalize = ppc_cpu_instance_finalize,
10680 .abstract = true,
10681 .class_size = sizeof(PowerPCCPUClass),
10682 .class_init = ppc_cpu_class_init,
10683 };
10684
10685 static const TypeInfo ppc_vhyp_type_info = {
10686 .name = TYPE_PPC_VIRTUAL_HYPERVISOR,
10687 .parent = TYPE_INTERFACE,
10688 .class_size = sizeof(PPCVirtualHypervisorClass),
10689 };
10690
ppc_cpu_register_types(void)10691 static void ppc_cpu_register_types(void)
10692 {
10693 type_register_static(&ppc_cpu_type_info);
10694 type_register_static(&ppc_vhyp_type_info);
10695 }
10696
10697 type_init(ppc_cpu_register_types)
10698