1373bbe25SRafal Jaworowski /*-
24d846d26SWarner Losh * SPDX-License-Identifier: BSD-2-Clause
3af3dc4a7SPedro F. Giffuni *
4373bbe25SRafal Jaworowski * Copyright (c) 2006 Benno Rice.
5373bbe25SRafal Jaworowski * Copyright (C) 2007-2008 MARVELL INTERNATIONAL LTD.
6373bbe25SRafal Jaworowski * All rights reserved.
7373bbe25SRafal Jaworowski *
8373bbe25SRafal Jaworowski * Adapted to Marvell SoC by Semihalf.
9373bbe25SRafal Jaworowski *
10373bbe25SRafal Jaworowski * Redistribution and use in source and binary forms, with or without
11373bbe25SRafal Jaworowski * modification, are permitted provided that the following conditions
12373bbe25SRafal Jaworowski * are met:
13373bbe25SRafal Jaworowski * 1. Redistributions of source code must retain the above copyright
14373bbe25SRafal Jaworowski * notice, this list of conditions and the following disclaimer.
15373bbe25SRafal Jaworowski * 2. Redistributions in binary form must reproduce the above copyright
16373bbe25SRafal Jaworowski * notice, this list of conditions and the following disclaimer in the
17373bbe25SRafal Jaworowski * documentation and/or other materials provided with the distribution.
18373bbe25SRafal Jaworowski *
19373bbe25SRafal Jaworowski * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
20373bbe25SRafal Jaworowski * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
21373bbe25SRafal Jaworowski * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
22373bbe25SRafal Jaworowski * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
23373bbe25SRafal Jaworowski * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
24373bbe25SRafal Jaworowski * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
25373bbe25SRafal Jaworowski * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
26373bbe25SRafal Jaworowski * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27373bbe25SRafal Jaworowski * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
28373bbe25SRafal Jaworowski * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29373bbe25SRafal Jaworowski *
30373bbe25SRafal Jaworowski * from: FreeBSD: //depot/projects/arm/src/sys/arm/xscale/pxa2x0/pxa2x0_timer.c, rev 1
31373bbe25SRafal Jaworowski */
32373bbe25SRafal Jaworowski
33373bbe25SRafal Jaworowski #include <sys/param.h>
34373bbe25SRafal Jaworowski #include <sys/systm.h>
35373bbe25SRafal Jaworowski #include <sys/bus.h>
36e2e050c8SConrad Meyer #include <sys/eventhandler.h>
37373bbe25SRafal Jaworowski #include <sys/kernel.h>
38373bbe25SRafal Jaworowski #include <sys/module.h>
39373bbe25SRafal Jaworowski #include <sys/malloc.h>
40373bbe25SRafal Jaworowski #include <sys/rman.h>
41e9f0d565SAlexander Motin #include <sys/timeet.h>
42373bbe25SRafal Jaworowski #include <sys/timetc.h>
43373bbe25SRafal Jaworowski #include <sys/watchdog.h>
44373bbe25SRafal Jaworowski #include <machine/bus.h>
45373bbe25SRafal Jaworowski #include <machine/cpu.h>
46373bbe25SRafal Jaworowski #include <machine/intr.h>
4772dbc3acSMarcin Wojtas #include <machine/machdep.h>
48373bbe25SRafal Jaworowski
49373bbe25SRafal Jaworowski #include <arm/mv/mvreg.h>
50373bbe25SRafal Jaworowski #include <arm/mv/mvvar.h>
51373bbe25SRafal Jaworowski
52db5ef4fcSRafal Jaworowski #include <dev/ofw/ofw_bus.h>
53db5ef4fcSRafal Jaworowski #include <dev/ofw/ofw_bus_subr.h>
54db5ef4fcSRafal Jaworowski
55373bbe25SRafal Jaworowski #define INITIAL_TIMECOUNTER (0xffffffff)
56373bbe25SRafal Jaworowski #define MAX_WATCHDOG_TICKS (0xffffffff)
57373bbe25SRafal Jaworowski
58786e3feaSZbigniew Bodek #define MV_TMR 0x1
59786e3feaSZbigniew Bodek #define MV_WDT 0x2
60786e3feaSZbigniew Bodek #define MV_NONE 0x0
61786e3feaSZbigniew Bodek
6272dbc3acSMarcin Wojtas #define MV_CLOCK_SRC_ARMV7 25000000 /* Timers' 25MHz mode */
6316694521SOleksandr Tymoshenko
6472dbc3acSMarcin Wojtas #define WATCHDOG_TIMER_ARMV5 2
6572dbc3acSMarcin Wojtas
6672dbc3acSMarcin Wojtas typedef void (*mv_watchdog_enable_t)(void);
6772dbc3acSMarcin Wojtas typedef void (*mv_watchdog_disable_t)(void);
6872dbc3acSMarcin Wojtas
6972dbc3acSMarcin Wojtas struct mv_timer_config {
7072dbc3acSMarcin Wojtas enum soc_family soc_family;
7172dbc3acSMarcin Wojtas mv_watchdog_enable_t watchdog_enable;
7272dbc3acSMarcin Wojtas mv_watchdog_disable_t watchdog_disable;
7372dbc3acSMarcin Wojtas unsigned int clock_src;
74789bbd4dSMarcin Wojtas uint32_t bridge_irq_cause;
75789bbd4dSMarcin Wojtas uint32_t irq_timer0_clr;
76789bbd4dSMarcin Wojtas uint32_t irq_timer_wd_clr;
7772dbc3acSMarcin Wojtas };
78786e3feaSZbigniew Bodek
79373bbe25SRafal Jaworowski struct mv_timer_softc {
80373bbe25SRafal Jaworowski struct resource * timer_res[2];
81373bbe25SRafal Jaworowski bus_space_tag_t timer_bst;
82373bbe25SRafal Jaworowski bus_space_handle_t timer_bsh;
83373bbe25SRafal Jaworowski struct mtx timer_mtx;
84e9f0d565SAlexander Motin struct eventtimer et;
85a695f1c9SZbigniew Bodek boolean_t has_wdt;
8672dbc3acSMarcin Wojtas struct mv_timer_config* config;
87373bbe25SRafal Jaworowski };
88373bbe25SRafal Jaworowski
89373bbe25SRafal Jaworowski static struct resource_spec mv_timer_spec[] = {
90373bbe25SRafal Jaworowski { SYS_RES_MEMORY, 0, RF_ACTIVE },
91786e3feaSZbigniew Bodek { SYS_RES_IRQ, 0, RF_ACTIVE | RF_OPTIONAL },
92373bbe25SRafal Jaworowski { -1, 0 }
93373bbe25SRafal Jaworowski };
94373bbe25SRafal Jaworowski
95786e3feaSZbigniew Bodek /* Interrupt is not required by MV_WDT devices */
96786e3feaSZbigniew Bodek static struct ofw_compat_data mv_timer_compat[] = {
9772dbc3acSMarcin Wojtas {"marvell,armada-380-timer", MV_NONE },
9872dbc3acSMarcin Wojtas {"marvell,armada-xp-timer", MV_TMR | MV_WDT },
99786e3feaSZbigniew Bodek {"mrvl,timer", MV_TMR | MV_WDT },
100786e3feaSZbigniew Bodek {NULL, MV_NONE }
101786e3feaSZbigniew Bodek };
102786e3feaSZbigniew Bodek
103373bbe25SRafal Jaworowski static struct mv_timer_softc *timer_softc = NULL;
104373bbe25SRafal Jaworowski static int timers_initialized = 0;
105373bbe25SRafal Jaworowski
106373bbe25SRafal Jaworowski static int mv_timer_probe(device_t);
107373bbe25SRafal Jaworowski static int mv_timer_attach(device_t);
108373bbe25SRafal Jaworowski
109373bbe25SRafal Jaworowski static int mv_hardclock(void *);
110373bbe25SRafal Jaworowski static unsigned mv_timer_get_timecount(struct timecounter *);
111373bbe25SRafal Jaworowski
112373bbe25SRafal Jaworowski static uint32_t mv_get_timer_control(void);
113373bbe25SRafal Jaworowski static void mv_set_timer_control(uint32_t);
114373bbe25SRafal Jaworowski static uint32_t mv_get_timer(uint32_t);
115373bbe25SRafal Jaworowski static void mv_set_timer(uint32_t, uint32_t);
116373bbe25SRafal Jaworowski static void mv_set_timer_rel(uint32_t, uint32_t);
117373bbe25SRafal Jaworowski static void mv_watchdog_event(void *, unsigned int, int *);
118e9f0d565SAlexander Motin static int mv_timer_start(struct eventtimer *et,
119fdc5dd2dSAlexander Motin sbintime_t first, sbintime_t period);
120e9f0d565SAlexander Motin static int mv_timer_stop(struct eventtimer *et);
121e9f0d565SAlexander Motin static void mv_setup_timers(void);
122373bbe25SRafal Jaworowski
12372dbc3acSMarcin Wojtas static void mv_watchdog_enable_armv5(void);
12472dbc3acSMarcin Wojtas static void mv_watchdog_enable_armadaxp(void);
12572dbc3acSMarcin Wojtas static void mv_watchdog_disable_armv5(void);
12672dbc3acSMarcin Wojtas static void mv_watchdog_disable_armadaxp(void);
12772dbc3acSMarcin Wojtas
128996170b4SMarcin Wojtas static void mv_delay(int usec, void* arg);
12972dbc3acSMarcin Wojtas
13072dbc3acSMarcin Wojtas static struct mv_timer_config timer_armadaxp_config =
13172dbc3acSMarcin Wojtas {
13272dbc3acSMarcin Wojtas MV_SOC_ARMADA_XP,
13372dbc3acSMarcin Wojtas &mv_watchdog_enable_armadaxp,
13472dbc3acSMarcin Wojtas &mv_watchdog_disable_armadaxp,
13572dbc3acSMarcin Wojtas MV_CLOCK_SRC_ARMV7,
136789bbd4dSMarcin Wojtas BRIDGE_IRQ_CAUSE_ARMADAXP,
137789bbd4dSMarcin Wojtas IRQ_TIMER0_CLR_ARMADAXP,
138789bbd4dSMarcin Wojtas IRQ_TIMER_WD_CLR_ARMADAXP,
13972dbc3acSMarcin Wojtas };
14072dbc3acSMarcin Wojtas static struct mv_timer_config timer_armv5_config =
14172dbc3acSMarcin Wojtas {
14272dbc3acSMarcin Wojtas MV_SOC_ARMV5,
14372dbc3acSMarcin Wojtas &mv_watchdog_enable_armv5,
14472dbc3acSMarcin Wojtas &mv_watchdog_disable_armv5,
14572dbc3acSMarcin Wojtas 0,
146789bbd4dSMarcin Wojtas BRIDGE_IRQ_CAUSE,
147789bbd4dSMarcin Wojtas IRQ_TIMER0_CLR,
148789bbd4dSMarcin Wojtas IRQ_TIMER_WD_CLR,
14972dbc3acSMarcin Wojtas };
15072dbc3acSMarcin Wojtas
15172dbc3acSMarcin Wojtas static struct ofw_compat_data mv_timer_soc_config[] = {
15272dbc3acSMarcin Wojtas {"marvell,armada-xp-timer", (uintptr_t)&timer_armadaxp_config },
15372dbc3acSMarcin Wojtas {"mrvl,timer", (uintptr_t)&timer_armv5_config },
15472dbc3acSMarcin Wojtas {NULL, (uintptr_t)NULL },
15572dbc3acSMarcin Wojtas };
15672dbc3acSMarcin Wojtas
157373bbe25SRafal Jaworowski static struct timecounter mv_timer_timecounter = {
158373bbe25SRafal Jaworowski .tc_get_timecount = mv_timer_get_timecount,
159e9f0d565SAlexander Motin .tc_name = "CPUTimer1",
160373bbe25SRafal Jaworowski .tc_frequency = 0, /* This is assigned on the fly in the init sequence */
161373bbe25SRafal Jaworowski .tc_counter_mask = ~0u,
162373bbe25SRafal Jaworowski .tc_quality = 1000,
163373bbe25SRafal Jaworowski };
164373bbe25SRafal Jaworowski
165373bbe25SRafal Jaworowski static int
mv_timer_probe(device_t dev)166373bbe25SRafal Jaworowski mv_timer_probe(device_t dev)
167373bbe25SRafal Jaworowski {
168373bbe25SRafal Jaworowski
169add35ed5SIan Lepore if (!ofw_bus_status_okay(dev))
170add35ed5SIan Lepore return (ENXIO);
171add35ed5SIan Lepore
172786e3feaSZbigniew Bodek if (ofw_bus_search_compatible(dev, mv_timer_compat)->ocd_data == MV_NONE)
173db5ef4fcSRafal Jaworowski return (ENXIO);
174db5ef4fcSRafal Jaworowski
175373bbe25SRafal Jaworowski device_set_desc(dev, "Marvell CPU Timer");
176373bbe25SRafal Jaworowski return (0);
177373bbe25SRafal Jaworowski }
178373bbe25SRafal Jaworowski
179373bbe25SRafal Jaworowski static int
mv_timer_attach(device_t dev)180373bbe25SRafal Jaworowski mv_timer_attach(device_t dev)
181373bbe25SRafal Jaworowski {
182373bbe25SRafal Jaworowski int error;
183373bbe25SRafal Jaworowski void *ihl;
184373bbe25SRafal Jaworowski struct mv_timer_softc *sc;
185e9f0d565SAlexander Motin uint32_t irq_cause, irq_mask;
186373bbe25SRafal Jaworowski
187373bbe25SRafal Jaworowski if (timer_softc != NULL)
188373bbe25SRafal Jaworowski return (ENXIO);
189373bbe25SRafal Jaworowski
190373bbe25SRafal Jaworowski sc = (struct mv_timer_softc *)device_get_softc(dev);
191373bbe25SRafal Jaworowski timer_softc = sc;
192373bbe25SRafal Jaworowski
19372dbc3acSMarcin Wojtas sc->config = (struct mv_timer_config*)
19472dbc3acSMarcin Wojtas ofw_bus_search_compatible(dev, mv_timer_soc_config)->ocd_data;
19572dbc3acSMarcin Wojtas
19672dbc3acSMarcin Wojtas if (sc->config->clock_src == 0)
19772dbc3acSMarcin Wojtas sc->config->clock_src = get_tclk();
19872dbc3acSMarcin Wojtas
199373bbe25SRafal Jaworowski error = bus_alloc_resources(dev, mv_timer_spec, sc->timer_res);
200373bbe25SRafal Jaworowski if (error) {
201373bbe25SRafal Jaworowski device_printf(dev, "could not allocate resources\n");
202373bbe25SRafal Jaworowski return (ENXIO);
203373bbe25SRafal Jaworowski }
204373bbe25SRafal Jaworowski
205373bbe25SRafal Jaworowski sc->timer_bst = rman_get_bustag(sc->timer_res[0]);
206373bbe25SRafal Jaworowski sc->timer_bsh = rman_get_bushandle(sc->timer_res[0]);
207373bbe25SRafal Jaworowski
20872dbc3acSMarcin Wojtas sc->has_wdt = ofw_bus_has_prop(dev, "mrvl,has-wdt");
209a695f1c9SZbigniew Bodek
210373bbe25SRafal Jaworowski mtx_init(&timer_softc->timer_mtx, "watchdog", NULL, MTX_DEF);
211a695f1c9SZbigniew Bodek
212a695f1c9SZbigniew Bodek if (sc->has_wdt) {
21372dbc3acSMarcin Wojtas if (sc->config->watchdog_disable)
21472dbc3acSMarcin Wojtas sc->config->watchdog_disable();
215373bbe25SRafal Jaworowski EVENTHANDLER_REGISTER(watchdog_list, mv_watchdog_event, sc, 0);
216a695f1c9SZbigniew Bodek }
217373bbe25SRafal Jaworowski
218786e3feaSZbigniew Bodek if (ofw_bus_search_compatible(dev, mv_timer_compat)->ocd_data
219786e3feaSZbigniew Bodek == MV_WDT) {
220786e3feaSZbigniew Bodek /* Don't set timers for wdt-only entry. */
221786e3feaSZbigniew Bodek device_printf(dev, "only watchdog attached\n");
222786e3feaSZbigniew Bodek return (0);
223786e3feaSZbigniew Bodek } else if (sc->timer_res[1] == NULL) {
224786e3feaSZbigniew Bodek device_printf(dev, "no interrupt resource\n");
225786e3feaSZbigniew Bodek bus_release_resources(dev, mv_timer_spec, sc->timer_res);
226786e3feaSZbigniew Bodek return (ENXIO);
227786e3feaSZbigniew Bodek }
228786e3feaSZbigniew Bodek
229373bbe25SRafal Jaworowski if (bus_setup_intr(dev, sc->timer_res[1], INTR_TYPE_CLK,
230e9f0d565SAlexander Motin mv_hardclock, NULL, sc, &ihl) != 0) {
231373bbe25SRafal Jaworowski bus_release_resources(dev, mv_timer_spec, sc->timer_res);
232e9f0d565SAlexander Motin device_printf(dev, "Could not setup interrupt.\n");
233373bbe25SRafal Jaworowski return (ENXIO);
234373bbe25SRafal Jaworowski }
235373bbe25SRafal Jaworowski
236e9f0d565SAlexander Motin mv_setup_timers();
23772dbc3acSMarcin Wojtas if (sc->config->soc_family != MV_SOC_ARMADA_XP ) {
238789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(sc->config->bridge_irq_cause);
239789bbd4dSMarcin Wojtas irq_cause &= sc->config->irq_timer0_clr;
24016694521SOleksandr Tymoshenko
241789bbd4dSMarcin Wojtas write_cpu_ctrl(sc->config->bridge_irq_cause, irq_cause);
242e9f0d565SAlexander Motin irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK);
243e9f0d565SAlexander Motin irq_mask |= IRQ_TIMER0_MASK;
244292e1140SMarcel Moolenaar irq_mask &= ~IRQ_TIMER1_MASK;
245e9f0d565SAlexander Motin write_cpu_ctrl(BRIDGE_IRQ_MASK, irq_mask);
24672dbc3acSMarcin Wojtas }
247e9f0d565SAlexander Motin sc->et.et_name = "CPUTimer0";
248e9f0d565SAlexander Motin sc->et.et_flags = ET_FLAGS_PERIODIC | ET_FLAGS_ONESHOT;
249e9f0d565SAlexander Motin sc->et.et_quality = 1000;
25016694521SOleksandr Tymoshenko
25172dbc3acSMarcin Wojtas sc->et.et_frequency = sc->config->clock_src;
252fdc5dd2dSAlexander Motin sc->et.et_min_period = (0x00000002LLU << 32) / sc->et.et_frequency;
253fdc5dd2dSAlexander Motin sc->et.et_max_period = (0xfffffffeLLU << 32) / sc->et.et_frequency;
254e9f0d565SAlexander Motin sc->et.et_start = mv_timer_start;
255e9f0d565SAlexander Motin sc->et.et_stop = mv_timer_stop;
256e9f0d565SAlexander Motin sc->et.et_priv = sc;
257e9f0d565SAlexander Motin et_register(&sc->et);
25872dbc3acSMarcin Wojtas mv_timer_timecounter.tc_frequency = sc->config->clock_src;
259e9f0d565SAlexander Motin tc_init(&mv_timer_timecounter);
260373bbe25SRafal Jaworowski
26172dbc3acSMarcin Wojtas #ifdef PLATFORM
26272dbc3acSMarcin Wojtas arm_set_delay(mv_delay, NULL);
26372dbc3acSMarcin Wojtas #endif
264373bbe25SRafal Jaworowski return (0);
265373bbe25SRafal Jaworowski }
266373bbe25SRafal Jaworowski
267373bbe25SRafal Jaworowski static int
mv_hardclock(void * arg)268373bbe25SRafal Jaworowski mv_hardclock(void *arg)
269373bbe25SRafal Jaworowski {
270e9f0d565SAlexander Motin struct mv_timer_softc *sc;
271373bbe25SRafal Jaworowski uint32_t irq_cause;
272373bbe25SRafal Jaworowski
273789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause);
274789bbd4dSMarcin Wojtas irq_cause &= timer_softc->config->irq_timer0_clr;
275789bbd4dSMarcin Wojtas write_cpu_ctrl(timer_softc->config->bridge_irq_cause, irq_cause);
276373bbe25SRafal Jaworowski
277afc1cdb9SAlexander Motin sc = (struct mv_timer_softc *)arg;
278afc1cdb9SAlexander Motin if (sc->et.et_active)
279afc1cdb9SAlexander Motin sc->et.et_event_cb(&sc->et, sc->et.et_arg);
280afc1cdb9SAlexander Motin
281373bbe25SRafal Jaworowski return (FILTER_HANDLED);
282373bbe25SRafal Jaworowski }
283373bbe25SRafal Jaworowski
284373bbe25SRafal Jaworowski static device_method_t mv_timer_methods[] = {
285373bbe25SRafal Jaworowski DEVMETHOD(device_probe, mv_timer_probe),
286373bbe25SRafal Jaworowski DEVMETHOD(device_attach, mv_timer_attach),
287373bbe25SRafal Jaworowski { 0, 0 }
288373bbe25SRafal Jaworowski };
289373bbe25SRafal Jaworowski
290373bbe25SRafal Jaworowski static driver_t mv_timer_driver = {
291373bbe25SRafal Jaworowski "timer",
292373bbe25SRafal Jaworowski mv_timer_methods,
293373bbe25SRafal Jaworowski sizeof(struct mv_timer_softc),
294373bbe25SRafal Jaworowski };
295373bbe25SRafal Jaworowski
296a3b866cbSJohn Baldwin DRIVER_MODULE(timer_mv, simplebus, mv_timer_driver, 0, 0);
297373bbe25SRafal Jaworowski
298373bbe25SRafal Jaworowski static unsigned
mv_timer_get_timecount(struct timecounter * tc)299373bbe25SRafal Jaworowski mv_timer_get_timecount(struct timecounter *tc)
300373bbe25SRafal Jaworowski {
301373bbe25SRafal Jaworowski
302373bbe25SRafal Jaworowski return (INITIAL_TIMECOUNTER - mv_get_timer(1));
303373bbe25SRafal Jaworowski }
304373bbe25SRafal Jaworowski
305996170b4SMarcin Wojtas static void
mv_delay(int usec,void * arg)30672dbc3acSMarcin Wojtas mv_delay(int usec, void* arg)
307373bbe25SRafal Jaworowski {
308373bbe25SRafal Jaworowski uint32_t val, val_temp;
309373bbe25SRafal Jaworowski int32_t nticks;
310373bbe25SRafal Jaworowski
311373bbe25SRafal Jaworowski val = mv_get_timer(1);
31272dbc3acSMarcin Wojtas nticks = ((timer_softc->config->clock_src / 1000000 + 1) * usec);
313373bbe25SRafal Jaworowski
314373bbe25SRafal Jaworowski while (nticks > 0) {
315373bbe25SRafal Jaworowski val_temp = mv_get_timer(1);
316373bbe25SRafal Jaworowski if (val > val_temp)
317373bbe25SRafal Jaworowski nticks -= (val - val_temp);
318373bbe25SRafal Jaworowski else
319373bbe25SRafal Jaworowski nticks -= (val + (INITIAL_TIMECOUNTER - val_temp));
320373bbe25SRafal Jaworowski
321373bbe25SRafal Jaworowski val = val_temp;
322373bbe25SRafal Jaworowski }
323996170b4SMarcin Wojtas }
324996170b4SMarcin Wojtas
325996170b4SMarcin Wojtas #ifndef PLATFORM
326996170b4SMarcin Wojtas void
DELAY(int usec)327996170b4SMarcin Wojtas DELAY(int usec)
328996170b4SMarcin Wojtas {
329996170b4SMarcin Wojtas uint32_t val;
330996170b4SMarcin Wojtas
331996170b4SMarcin Wojtas if (!timers_initialized) {
332996170b4SMarcin Wojtas for (; usec > 0; usec--)
333996170b4SMarcin Wojtas for (val = 100; val > 0; val--)
334996170b4SMarcin Wojtas __asm __volatile("nop" ::: "memory");
335996170b4SMarcin Wojtas } else {
336996170b4SMarcin Wojtas TSENTER();
337996170b4SMarcin Wojtas mv_delay(usec, NULL);
338d5d7606cSColin Percival TSEXIT();
339373bbe25SRafal Jaworowski }
340996170b4SMarcin Wojtas }
341996170b4SMarcin Wojtas #endif
342373bbe25SRafal Jaworowski
343373bbe25SRafal Jaworowski static uint32_t
mv_get_timer_control(void)344373bbe25SRafal Jaworowski mv_get_timer_control(void)
345373bbe25SRafal Jaworowski {
346373bbe25SRafal Jaworowski
347373bbe25SRafal Jaworowski return (bus_space_read_4(timer_softc->timer_bst,
348373bbe25SRafal Jaworowski timer_softc->timer_bsh, CPU_TIMER_CONTROL));
349373bbe25SRafal Jaworowski }
350373bbe25SRafal Jaworowski
351373bbe25SRafal Jaworowski static void
mv_set_timer_control(uint32_t val)352373bbe25SRafal Jaworowski mv_set_timer_control(uint32_t val)
353373bbe25SRafal Jaworowski {
354373bbe25SRafal Jaworowski
355373bbe25SRafal Jaworowski bus_space_write_4(timer_softc->timer_bst,
356373bbe25SRafal Jaworowski timer_softc->timer_bsh, CPU_TIMER_CONTROL, val);
357373bbe25SRafal Jaworowski }
358373bbe25SRafal Jaworowski
359373bbe25SRafal Jaworowski static uint32_t
mv_get_timer(uint32_t timer)360373bbe25SRafal Jaworowski mv_get_timer(uint32_t timer)
361373bbe25SRafal Jaworowski {
362373bbe25SRafal Jaworowski
363373bbe25SRafal Jaworowski return (bus_space_read_4(timer_softc->timer_bst,
364373bbe25SRafal Jaworowski timer_softc->timer_bsh, CPU_TIMER0 + timer * 0x8));
365373bbe25SRafal Jaworowski }
366373bbe25SRafal Jaworowski
367373bbe25SRafal Jaworowski static void
mv_set_timer(uint32_t timer,uint32_t val)368373bbe25SRafal Jaworowski mv_set_timer(uint32_t timer, uint32_t val)
369373bbe25SRafal Jaworowski {
370373bbe25SRafal Jaworowski
371373bbe25SRafal Jaworowski bus_space_write_4(timer_softc->timer_bst,
372373bbe25SRafal Jaworowski timer_softc->timer_bsh, CPU_TIMER0 + timer * 0x8, val);
373373bbe25SRafal Jaworowski }
374373bbe25SRafal Jaworowski
375373bbe25SRafal Jaworowski static void
mv_set_timer_rel(uint32_t timer,uint32_t val)376373bbe25SRafal Jaworowski mv_set_timer_rel(uint32_t timer, uint32_t val)
377373bbe25SRafal Jaworowski {
378373bbe25SRafal Jaworowski
379373bbe25SRafal Jaworowski bus_space_write_4(timer_softc->timer_bst,
380373bbe25SRafal Jaworowski timer_softc->timer_bsh, CPU_TIMER0_REL + timer * 0x8, val);
381373bbe25SRafal Jaworowski }
382373bbe25SRafal Jaworowski
383373bbe25SRafal Jaworowski static void
mv_watchdog_enable_armv5(void)38472dbc3acSMarcin Wojtas mv_watchdog_enable_armv5(void)
385373bbe25SRafal Jaworowski {
38672dbc3acSMarcin Wojtas uint32_t val, irq_cause, irq_mask;
387373bbe25SRafal Jaworowski
388789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause);
389789bbd4dSMarcin Wojtas irq_cause &= timer_softc->config->irq_timer_wd_clr;
390789bbd4dSMarcin Wojtas write_cpu_ctrl(timer_softc->config->bridge_irq_cause, irq_cause);
391373bbe25SRafal Jaworowski
392373bbe25SRafal Jaworowski irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK);
393373bbe25SRafal Jaworowski irq_mask |= IRQ_TIMER_WD_MASK;
394373bbe25SRafal Jaworowski write_cpu_ctrl(BRIDGE_IRQ_MASK, irq_mask);
395373bbe25SRafal Jaworowski
396373bbe25SRafal Jaworowski val = read_cpu_ctrl(RSTOUTn_MASK);
397373bbe25SRafal Jaworowski val |= WD_RST_OUT_EN;
398373bbe25SRafal Jaworowski write_cpu_ctrl(RSTOUTn_MASK, val);
399373bbe25SRafal Jaworowski
400373bbe25SRafal Jaworowski val = mv_get_timer_control();
401786e3feaSZbigniew Bodek val |= CPU_TIMER2_EN | CPU_TIMER2_AUTO;
402373bbe25SRafal Jaworowski mv_set_timer_control(val);
403373bbe25SRafal Jaworowski }
404373bbe25SRafal Jaworowski
405373bbe25SRafal Jaworowski static void
mv_watchdog_enable_armadaxp(void)40672dbc3acSMarcin Wojtas mv_watchdog_enable_armadaxp(void)
407373bbe25SRafal Jaworowski {
40872dbc3acSMarcin Wojtas uint32_t irq_cause, val;
409373bbe25SRafal Jaworowski
410789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause);
411789bbd4dSMarcin Wojtas irq_cause &= timer_softc->config->irq_timer_wd_clr;
412789bbd4dSMarcin Wojtas write_cpu_ctrl(timer_softc->config->bridge_irq_cause, irq_cause);
413373bbe25SRafal Jaworowski
414d65cdf4bSGrzegorz Bernacki val = read_cpu_mp_clocks(WD_RSTOUTn_MASK);
41572dbc3acSMarcin Wojtas val |= (WD_GLOBAL_MASK | WD_CPU0_MASK);
416d65cdf4bSGrzegorz Bernacki write_cpu_mp_clocks(WD_RSTOUTn_MASK, val);
417786e3feaSZbigniew Bodek
41804bb9a66SMarcin Wojtas val = read_cpu_misc(RSTOUTn_MASK_ARMV7);
41972dbc3acSMarcin Wojtas val &= ~RSTOUTn_MASK_WD;
42004bb9a66SMarcin Wojtas write_cpu_misc(RSTOUTn_MASK_ARMV7, val);
42172dbc3acSMarcin Wojtas
42272dbc3acSMarcin Wojtas val = mv_get_timer_control();
42372dbc3acSMarcin Wojtas val |= CPU_TIMER2_EN | CPU_TIMER2_AUTO | CPU_TIMER_WD_25MHZ_EN;
42472dbc3acSMarcin Wojtas mv_set_timer_control(val);
42572dbc3acSMarcin Wojtas }
42672dbc3acSMarcin Wojtas
42772dbc3acSMarcin Wojtas static void
mv_watchdog_disable_armv5(void)42872dbc3acSMarcin Wojtas mv_watchdog_disable_armv5(void)
42972dbc3acSMarcin Wojtas {
43072dbc3acSMarcin Wojtas uint32_t val, irq_cause,irq_mask;
43172dbc3acSMarcin Wojtas
43272dbc3acSMarcin Wojtas val = mv_get_timer_control();
43372dbc3acSMarcin Wojtas val &= ~(CPU_TIMER2_EN | CPU_TIMER2_AUTO);
43472dbc3acSMarcin Wojtas mv_set_timer_control(val);
43572dbc3acSMarcin Wojtas
436373bbe25SRafal Jaworowski val = read_cpu_ctrl(RSTOUTn_MASK);
437373bbe25SRafal Jaworowski val &= ~WD_RST_OUT_EN;
438373bbe25SRafal Jaworowski write_cpu_ctrl(RSTOUTn_MASK, val);
439373bbe25SRafal Jaworowski
440373bbe25SRafal Jaworowski irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK);
441373bbe25SRafal Jaworowski irq_mask &= ~(IRQ_TIMER_WD_MASK);
442373bbe25SRafal Jaworowski write_cpu_ctrl(BRIDGE_IRQ_MASK, irq_mask);
443373bbe25SRafal Jaworowski
444789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause);
445789bbd4dSMarcin Wojtas irq_cause &= timer_softc->config->irq_timer_wd_clr;
446789bbd4dSMarcin Wojtas write_cpu_ctrl(timer_softc->config->bridge_irq_cause, irq_cause);
447373bbe25SRafal Jaworowski }
448373bbe25SRafal Jaworowski
44972dbc3acSMarcin Wojtas static void
mv_watchdog_disable_armadaxp(void)45072dbc3acSMarcin Wojtas mv_watchdog_disable_armadaxp(void)
45172dbc3acSMarcin Wojtas {
45272dbc3acSMarcin Wojtas uint32_t val, irq_cause;
45372dbc3acSMarcin Wojtas
45472dbc3acSMarcin Wojtas val = read_cpu_mp_clocks(WD_RSTOUTn_MASK);
45572dbc3acSMarcin Wojtas val &= ~(WD_GLOBAL_MASK | WD_CPU0_MASK);
45672dbc3acSMarcin Wojtas write_cpu_mp_clocks(WD_RSTOUTn_MASK, val);
45772dbc3acSMarcin Wojtas
45804bb9a66SMarcin Wojtas val = read_cpu_misc(RSTOUTn_MASK_ARMV7);
45972dbc3acSMarcin Wojtas val |= RSTOUTn_MASK_WD;
46004bb9a66SMarcin Wojtas write_cpu_misc(RSTOUTn_MASK_ARMV7, RSTOUTn_MASK_WD);
46172dbc3acSMarcin Wojtas
462789bbd4dSMarcin Wojtas irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause);
463789bbd4dSMarcin Wojtas irq_cause &= timer_softc->config->irq_timer_wd_clr;
464789bbd4dSMarcin Wojtas write_cpu_ctrl(timer_softc->config->bridge_irq_cause, irq_cause);
46572dbc3acSMarcin Wojtas
46672dbc3acSMarcin Wojtas val = mv_get_timer_control();
46772dbc3acSMarcin Wojtas val &= ~(CPU_TIMER2_EN | CPU_TIMER2_AUTO);
46872dbc3acSMarcin Wojtas mv_set_timer_control(val);
46972dbc3acSMarcin Wojtas }
470373bbe25SRafal Jaworowski
471373bbe25SRafal Jaworowski /*
472373bbe25SRafal Jaworowski * Watchdog event handler.
473373bbe25SRafal Jaworowski */
474373bbe25SRafal Jaworowski static void
mv_watchdog_event(void * arg,unsigned int cmd,int * error)475373bbe25SRafal Jaworowski mv_watchdog_event(void *arg, unsigned int cmd, int *error)
476373bbe25SRafal Jaworowski {
477373bbe25SRafal Jaworowski uint64_t ns;
478373bbe25SRafal Jaworowski uint64_t ticks;
479373bbe25SRafal Jaworowski
480373bbe25SRafal Jaworowski mtx_lock(&timer_softc->timer_mtx);
48172dbc3acSMarcin Wojtas if (cmd == 0) {
48272dbc3acSMarcin Wojtas if (timer_softc->config->watchdog_disable != NULL)
48372dbc3acSMarcin Wojtas timer_softc->config->watchdog_disable();
48472dbc3acSMarcin Wojtas } else {
485373bbe25SRafal Jaworowski /*
486373bbe25SRafal Jaworowski * Watchdog timeout is in nanosecs, calculation according to
487373bbe25SRafal Jaworowski * watchdog(9)
488373bbe25SRafal Jaworowski */
489373bbe25SRafal Jaworowski ns = (uint64_t)1 << (cmd & WD_INTERVAL);
49072dbc3acSMarcin Wojtas ticks = (uint64_t)(ns * timer_softc->config->clock_src) / 1000000000;
49172dbc3acSMarcin Wojtas if (ticks > MAX_WATCHDOG_TICKS) {
49272dbc3acSMarcin Wojtas if (timer_softc->config->watchdog_disable != NULL)
49372dbc3acSMarcin Wojtas timer_softc->config->watchdog_disable();
49472dbc3acSMarcin Wojtas } else {
49572dbc3acSMarcin Wojtas mv_set_timer(WATCHDOG_TIMER_ARMV5, ticks);
49672dbc3acSMarcin Wojtas if (timer_softc->config->watchdog_enable != NULL)
49772dbc3acSMarcin Wojtas timer_softc->config->watchdog_enable();
498373bbe25SRafal Jaworowski *error = 0;
499373bbe25SRafal Jaworowski }
500373bbe25SRafal Jaworowski }
501373bbe25SRafal Jaworowski mtx_unlock(&timer_softc->timer_mtx);
502373bbe25SRafal Jaworowski }
503373bbe25SRafal Jaworowski
504e9f0d565SAlexander Motin static int
mv_timer_start(struct eventtimer * et,sbintime_t first,sbintime_t period)505fdc5dd2dSAlexander Motin mv_timer_start(struct eventtimer *et, sbintime_t first, sbintime_t period)
506e9f0d565SAlexander Motin {
507e9f0d565SAlexander Motin struct mv_timer_softc *sc;
508e9f0d565SAlexander Motin uint32_t val, val1;
509e9f0d565SAlexander Motin
510e9f0d565SAlexander Motin /* Calculate dividers. */
511e9f0d565SAlexander Motin sc = (struct mv_timer_softc *)et->et_priv;
512fdc5dd2dSAlexander Motin if (period != 0)
513fdc5dd2dSAlexander Motin val = ((uint32_t)sc->et.et_frequency * period) >> 32;
514fdc5dd2dSAlexander Motin else
515e9f0d565SAlexander Motin val = 0;
516fdc5dd2dSAlexander Motin if (first != 0)
517fdc5dd2dSAlexander Motin val1 = ((uint32_t)sc->et.et_frequency * first) >> 32;
518fdc5dd2dSAlexander Motin else
519e9f0d565SAlexander Motin val1 = val;
520e9f0d565SAlexander Motin
521e9f0d565SAlexander Motin /* Apply configuration. */
522e9f0d565SAlexander Motin mv_set_timer_rel(0, val);
523e9f0d565SAlexander Motin mv_set_timer(0, val1);
524e9f0d565SAlexander Motin val = mv_get_timer_control();
525e9f0d565SAlexander Motin val |= CPU_TIMER0_EN;
526fdc5dd2dSAlexander Motin if (period != 0)
527e9f0d565SAlexander Motin val |= CPU_TIMER0_AUTO;
528afc1cdb9SAlexander Motin else
529afc1cdb9SAlexander Motin val &= ~CPU_TIMER0_AUTO;
530e9f0d565SAlexander Motin mv_set_timer_control(val);
531e9f0d565SAlexander Motin return (0);
532e9f0d565SAlexander Motin }
533e9f0d565SAlexander Motin
534e9f0d565SAlexander Motin static int
mv_timer_stop(struct eventtimer * et)535e9f0d565SAlexander Motin mv_timer_stop(struct eventtimer *et)
536373bbe25SRafal Jaworowski {
537373bbe25SRafal Jaworowski uint32_t val;
538373bbe25SRafal Jaworowski
539373bbe25SRafal Jaworowski val = mv_get_timer_control();
540e9f0d565SAlexander Motin val &= ~(CPU_TIMER0_EN | CPU_TIMER0_AUTO);
541373bbe25SRafal Jaworowski mv_set_timer_control(val);
542e9f0d565SAlexander Motin return (0);
543373bbe25SRafal Jaworowski }
544373bbe25SRafal Jaworowski
545373bbe25SRafal Jaworowski static void
mv_setup_timers(void)546e9f0d565SAlexander Motin mv_setup_timers(void)
547373bbe25SRafal Jaworowski {
548373bbe25SRafal Jaworowski uint32_t val;
549373bbe25SRafal Jaworowski
550373bbe25SRafal Jaworowski mv_set_timer_rel(1, INITIAL_TIMECOUNTER);
551373bbe25SRafal Jaworowski mv_set_timer(1, INITIAL_TIMECOUNTER);
552373bbe25SRafal Jaworowski val = mv_get_timer_control();
553e9f0d565SAlexander Motin val &= ~(CPU_TIMER0_EN | CPU_TIMER0_AUTO);
554373bbe25SRafal Jaworowski val |= CPU_TIMER1_EN | CPU_TIMER1_AUTO;
55572dbc3acSMarcin Wojtas
55672dbc3acSMarcin Wojtas if (timer_softc->config->soc_family == MV_SOC_ARMADA_XP) {
557046b51bfSGrzegorz Bernacki /* Enable 25MHz mode */
558046b51bfSGrzegorz Bernacki val |= CPU_TIMER0_25MHZ_EN | CPU_TIMER1_25MHZ_EN;
55972dbc3acSMarcin Wojtas }
56072dbc3acSMarcin Wojtas
561373bbe25SRafal Jaworowski mv_set_timer_control(val);
562e9f0d565SAlexander Motin timers_initialized = 1;
563373bbe25SRafal Jaworowski }
564