1*f5c05b29Srin/* $NetBSD: marvell_start.S,v 1.14 2022/05/20 15:11:07 rin Exp $ */ 2464a6fe0Skiyohara/* 3464a6fe0Skiyohara * Copyright (C) 2005, 2006 WIDE Project and SOUM Corporation. 4464a6fe0Skiyohara * All rights reserved. 5464a6fe0Skiyohara * 6464a6fe0Skiyohara * Written by Takashi Kiyohara and Susumu Miki for WIDE Project and SOUM 7464a6fe0Skiyohara * Corporation. 8464a6fe0Skiyohara * 9464a6fe0Skiyohara * Redistribution and use in source and binary forms, with or without 10464a6fe0Skiyohara * modification, are permitted provided that the following conditions 11464a6fe0Skiyohara * are met: 12464a6fe0Skiyohara * 1. Redistributions of source code must retain the above copyright 13464a6fe0Skiyohara * notice, this list of conditions and the following disclaimer. 14464a6fe0Skiyohara * 2. Redistributions in binary form must reproduce the above copyright 15464a6fe0Skiyohara * notice, this list of conditions and the following disclaimer in the 16464a6fe0Skiyohara * documentation and/or other materials provided with the distribution. 17464a6fe0Skiyohara * 3. Neither the name of the project nor the name of SOUM Corporation 18464a6fe0Skiyohara * may be used to endorse or promote products derived from this software 19464a6fe0Skiyohara * without specific prior written permission. 20464a6fe0Skiyohara * 21464a6fe0Skiyohara * THIS SOFTWARE IS PROVIDED BY THE PROJECT and SOUM CORPORATION ``AS IS'' 22464a6fe0Skiyohara * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 23464a6fe0Skiyohara * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 24464a6fe0Skiyohara * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE PROJECT AND SOUM CORPORATION 25464a6fe0Skiyohara * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 26464a6fe0Skiyohara * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 27464a6fe0Skiyohara * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 28464a6fe0Skiyohara * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 29464a6fe0Skiyohara * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 30464a6fe0Skiyohara * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 31464a6fe0Skiyohara * POSSIBILITY OF SUCH DAMAGE. 32464a6fe0Skiyohara */ 33464a6fe0Skiyohara/* 34464a6fe0Skiyohara * Copyright (c) 2002, 2003 Genetec Corporation. All rights reserved. 35464a6fe0Skiyohara * Written by Hiroyuki Bessho for Genetec Corporation. 36464a6fe0Skiyohara * 37464a6fe0Skiyohara * Redistribution and use in source and binary forms, with or without 38464a6fe0Skiyohara * modification, are permitted provided that the following conditions 39464a6fe0Skiyohara * are met: 40464a6fe0Skiyohara * 1. Redistributions of source code must retain the above copyright 41464a6fe0Skiyohara * notice, this list of conditions and the following disclaimer. 42464a6fe0Skiyohara * 2. Redistributions in binary form must reproduce the above copyright 43464a6fe0Skiyohara * notice, this list of conditions and the following disclaimer in the 44464a6fe0Skiyohara * documentation and/or other materials provided with the distribution. 45464a6fe0Skiyohara * 3. The name of Genetec Corporation may not be used to endorse or 46464a6fe0Skiyohara * promote products derived from this software without specific prior 47464a6fe0Skiyohara * written permission. 48464a6fe0Skiyohara * 49464a6fe0Skiyohara * THIS SOFTWARE IS PROVIDED BY GENETEC CORPORATION ``AS IS'' AND 50464a6fe0Skiyohara * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 51464a6fe0Skiyohara * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 52464a6fe0Skiyohara * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL GENETEC CORPORATION 53464a6fe0Skiyohara * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 54464a6fe0Skiyohara * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 55464a6fe0Skiyohara * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 56464a6fe0Skiyohara * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 57464a6fe0Skiyohara * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 58464a6fe0Skiyohara * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 59464a6fe0Skiyohara * POSSIBILITY OF SUCH DAMAGE. 60464a6fe0Skiyohara */ 61464a6fe0Skiyohara 62464a6fe0Skiyohara#include "opt_cputypes.h" 634194446bSkiyohara#include "opt_mvsoc.h" 64464a6fe0Skiyohara#include <machine/asm.h> 65464a6fe0Skiyohara#include <arm/armreg.h> 66d2796d89Skiyohara#include <evbarm/marvell/marvellreg.h> 67e4fa8f1dSmatt#include "assym.h" 68e4fa8f1dSmatt 69*f5c05b29SrinRCSID("$NetBSD: marvell_start.S,v 1.14 2022/05/20 15:11:07 rin Exp $") 70464a6fe0Skiyohara 71464a6fe0Skiyohara#ifndef SDRAM_START 72464a6fe0Skiyohara#define SDRAM_START 0x00000000 73464a6fe0Skiyohara#endif 74464a6fe0Skiyohara 754194446bSkiyohara#define SHEEVA 1 764194446bSkiyohara#define PJ4B 2 774194446bSkiyohara 78464a6fe0Skiyohara/* 79464a6fe0Skiyohara * CPWAIT -- Canonical method to wait for CP15 update. 80464a6fe0Skiyohara * NOTE: Clobbers the specified temp reg. 81464a6fe0Skiyohara * copied from arm/arm/cpufunc_asm_xscale.S 82464a6fe0Skiyohara * XXX: better be in a common header file. 83464a6fe0Skiyohara */ 84464a6fe0Skiyohara#define CPWAIT_BRANCH \ 85464a6fe0Skiyohara sub pc, pc, #4 86464a6fe0Skiyohara 87464a6fe0Skiyohara#define CPWAIT(tmp) \ 88464a6fe0Skiyohara mrc p15, 0, tmp, c2, c0, 0 /* arbitrary read of CP15 */ ;\ 89464a6fe0Skiyohara mov tmp, tmp /* wait for it to complete */ ;\ 90464a6fe0Skiyohara CPWAIT_BRANCH /* branch to next insn */ 91464a6fe0Skiyohara 92464a6fe0Skiyohara/* 93464a6fe0Skiyohara * Kernel start routine for Marvell boards 94464a6fe0Skiyohara * this code is excuted at the very first after the kernel is loaded 95464a6fe0Skiyohara * by U-Boot. 96464a6fe0Skiyohara */ 97464a6fe0Skiyohara .text 98464a6fe0Skiyohara 99464a6fe0Skiyohara .global _C_LABEL(marvell_start) 100464a6fe0Skiyohara_C_LABEL(marvell_start): 101464a6fe0Skiyohara /* The Loader for Marvell board is u-boot. it's running on RAM */ 102464a6fe0Skiyohara /* 103464a6fe0Skiyohara * Kernel is loaded in SDRAM (0x00200000..), and is expected to run 104464a6fe0Skiyohara * in VA 0xc0200000.. 105464a6fe0Skiyohara */ 106464a6fe0Skiyohara 1071f0cac75Srin#ifdef __ARMEB__ 1081f0cac75Srin /* 1091f0cac75Srin * u-boot is running in little-endian mode. Therefore, we need to 1101f0cac75Srin * encode first few instructions in the opposite byte order. 1111f0cac75Srin */ 1121f0cac75Srin 113e853b2f6Srin#ifdef CPU_SHEEVA 114e853b2f6Srin /* 115e853b2f6Srin * XXX 116e853b2f6Srin * For now, disable L2 unconditionally ifdef CPU_SHEEVA. 117e853b2f6Srin * Not working for older CPUs. 118e853b2f6Srin */ 119*f5c05b29Srin .word 0x115f3fee /* mrc p15, 1, r5, c15, c1, 0 */ 120e853b2f6Srin .word 0x0155c5e3 /* bic r5, r5, #0x400000 */ 121*f5c05b29Srin .word 0x115f2fee /* mcr p15, 1, r5, c15, c1, 0 */ 122e853b2f6Srin 123e853b2f6Srin /* Flush prefetch buffer. */ 124e853b2f6Srin .word 0x0000a0e1 /* nop */ 125e853b2f6Srin .word 0x0000a0e1 /* nop */ 126e853b2f6Srin .word 0x0000a0e1 /* nop */ 127e853b2f6Srin#endif 128e853b2f6Srin 1291f0cac75Srin /* Turn on CPU_CONTROL_BEND_ENABLE bit. */ 1301f0cac75Srin .word 0x104f11ee /* mrc p15, 0, r4, c1, c0, 0 */ 1311f0cac75Srin .word 0x804084e3 /* orr r4, r4, #CPU_CONTROL_BEND_ENABLE */ 1321f0cac75Srin .word 0x104f01ee /* mcr p15, 0, r4, c1, c0, 0 */ 1331f0cac75Srin 1341f0cac75Srin /* Flush prefetch buffer. */ 1351f0cac75Srin .word 0x0000a0e1 /* nop */ 1361f0cac75Srin .word 0x0000a0e1 /* nop */ 1371f0cac75Srin .word 0x0000a0e1 /* nop */ 1381f0cac75Srin 1391f0cac75Srin CPWAIT(r4) 1401f0cac75Srin#endif 1411f0cac75Srin 1424194446bSkiyohara /* Check cores */ 143464a6fe0Skiyohara mrc p15, 0, r4, c0, c0, 0 144464a6fe0Skiyohara and r4, r4, #CPU_ID_CPU_MASK 1454194446bSkiyohara adr r5, cores_start 1464194446bSkiyohara adr r6, cores_end 1474194446bSkiyohara0: 148464a6fe0Skiyohara cmp r5, r6 1494194446bSkiyohara beq 1f 1504194446bSkiyohara ldmia r5!, {r7, r8} 151464a6fe0Skiyohara cmp r4, r7 1524194446bSkiyohara bne 0b 153464a6fe0Skiyohara 1544194446bSkiyohara cmp r8, #SHEEVA 1554194446bSkiyohara bne 1f 1564194446bSkiyohara 1574194446bSkiyoharasheeva_l2_disable: 158464a6fe0Skiyohara /* Make sure L2 is disabled */ 1594194446bSkiyohara mrc p15, 1, r5, c15, c1, 0 @ Get Marvell Extra Features Register 1604194446bSkiyohara bic r5, r5, #0x00400000 @ disable L2 cache 1614194446bSkiyohara mcr p15, 1, r5, c15, c1, 0 162ca89f27aSmatt 163ca89f27aSmatt#ifdef SHEEVA_L2_CACHE_WT 164ca89f27aSmatt /* L2 WT Mode */ 165f230e0f9Skiyohara ldr r5, =0xf1020128 /* CPU L2 Configuration Register */ 166f230e0f9Skiyohara ldr r6, [r5] 167f230e0f9Skiyohara bic r6, r6, #0x10 /* Force Write Through */ 168f230e0f9Skiyohara str r6, [r5] 169ca89f27aSmatt#endif 170ca89f27aSmatt 1714194446bSkiyohara1: 1724194446bSkiyohara 173464a6fe0Skiyohara /* save u-boot's args */ 174464a6fe0Skiyohara adr r4, u_boot_args 175464a6fe0Skiyohara nop 176464a6fe0Skiyohara nop 177464a6fe0Skiyohara nop 178464a6fe0Skiyohara stmia r4!, {r0, r1, r2, r3} 179464a6fe0Skiyohara nop 180464a6fe0Skiyohara nop 181464a6fe0Skiyohara nop 182464a6fe0Skiyohara 1834194446bSkiyohara#if defined(MVSOC_FIXUP_DEVID) && MVSOC_FIXUP_DEVID > 0 184d2796d89Skiyohara adr r6, marvell_interregs_pbase 185d2796d89Skiyohara ldr r7, [r6] 186d2796d89Skiyohara add r7, r7, #0x40000 187f230e0f9Skiyohara ldr r6, [r7] 188f230e0f9Skiyohara bic r6, r6, 0xff000000 189f230e0f9Skiyohara bic r6, r6, 0x00ff0000 1904194446bSkiyohara /* 1914194446bSkiyohara * Some SoC returns ugly DeviceID. Fixup it. 1924194446bSkiyohara */ 1934194446bSkiyohara adr r5, devid 1944194446bSkiyohara ldr r5, [r5] 195f230e0f9Skiyohara orr r6, r6, r5, lsl #16 196f230e0f9Skiyohara str r6, [r7] 1974194446bSkiyohara b 1f 1984194446bSkiyoharadevid: 1994194446bSkiyohara .word MVSOC_FIXUP_DEVID 200d2796d89Skiyoharamarvell_interregs_pbase: 201d2796d89Skiyohara .word MARVELL_INTERREGS_PBASE 2024194446bSkiyohara#endif 2034194446bSkiyohara1: 2044194446bSkiyohara 205464a6fe0Skiyohara /* build page table from scratch */ 206464a6fe0Skiyohara ldr r0, Lstartup_pagetable /* pagetable */ 207464a6fe0Skiyohara adr r4, mmu_init_table 208464a6fe0Skiyohara b 3f 209464a6fe0Skiyohara 210464a6fe0Skiyohara2: 211464a6fe0Skiyohara str r3, [r0, r2] 212464a6fe0Skiyohara add r2, r2, #4 213464a6fe0Skiyohara add r3, r3, #(L1_S_SIZE) 214464a6fe0Skiyohara adds r1, r1, #-1 215464a6fe0Skiyohara bhi 2b 216464a6fe0Skiyohara3: 217464a6fe0Skiyohara ldmia r4!, {r1, r2, r3} /* # of sections, VA, PA|attr */ 218464a6fe0Skiyohara cmp r1, #0 219464a6fe0Skiyohara bne 2b 220464a6fe0Skiyohara 221464a6fe0Skiyohara mcr p15, 0, r0, c2, c0, 0 /* Set TTB */ 222464a6fe0Skiyohara mcr p15, 0, r0, c8, c7, 0 /* Flush TLB */ 2234194446bSkiyohara cmp r8, #PJ4B 2249cc82359Skiyohara mcreq p15, 0, r0, c2, c0, 1 /* Set TTB1 */ 2259cc82359Skiyohara moveq r1, #TTBCR_S_N_1 2269cc82359Skiyohara mcreq p15, 0, r1, c2, c0, 2 /* Set TTBCR */ 2279cc82359Skiyohara mov r0, #0 2289cc82359Skiyohara mcreq p15, 0, r0, c8, c7, 0 /* Flush TLB */ 2299cc82359Skiyohara 2304194446bSkiyohara mcreq p15, 0, r0, c13, c0, 1 /* Set ASID to 0 */ 231464a6fe0Skiyohara mcr p15, 0, r0, c7, c6, 0 /* Invalidate D cache */ 232464a6fe0Skiyohara mcr p15, 0, r0, c7, c10, 4 /* Drain write-buffer */ 233464a6fe0Skiyohara 234464a6fe0Skiyohara /* Ensure safe Translation Table. */ 235464a6fe0Skiyohara 236464a6fe0Skiyohara /* Set the Domain Access register. Very important! */ 237464a6fe0Skiyohara mov r0, #((DOMAIN_CLIENT << (PMAP_DOMAIN_KERNEL*2)) | DOMAIN_CLIENT) 238464a6fe0Skiyohara mcr p15, 0, r0, c3, c0, 0 239464a6fe0Skiyohara 240464a6fe0Skiyohara /* Enable MMU */ 241464a6fe0Skiyohara mrc p15, 0, r0, c1, c0, 0 2424194446bSkiyohara cmp r8, #PJ4B 2434194446bSkiyohara orreq r0, r0, #CPU_CONTROL_XP_ENABLE 2444194446bSkiyohara biceq r0, r0, #(CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_DC_ENABLE | CPU_CONTROL_WBUF_ENABLE) 2454194446bSkiyohara biceq r0, r0, #(CPU_CONTROL_IC_ENABLE) 2464194446bSkiyohara biceq r0, r0, #(CPU_CONTROL_BPRD_ENABLE) 247464a6fe0Skiyohara orr r0, r0, #CPU_CONTROL_SYST_ENABLE 248464a6fe0Skiyohara orr r0, r0, #CPU_CONTROL_MMU_ENABLE 249464a6fe0Skiyohara mcr p15, 0, r0, c1, c0, 0 250464a6fe0Skiyohara CPWAIT(r0) 251464a6fe0Skiyohara 252464a6fe0Skiyohara /* Jump to kernel code in TRUE VA */ 253464a6fe0Skiyohara adr r0, Lstart 254464a6fe0Skiyohara ldr pc, [r0] 255464a6fe0Skiyohara 256464a6fe0SkiyoharaLstart: 257464a6fe0Skiyohara .word start 258464a6fe0Skiyohara 259464a6fe0Skiyohara#ifndef STARTUP_PAGETABLE_ADDR 260464a6fe0Skiyohara#define STARTUP_PAGETABLE_ADDR 0x00004000 /* aligned 16kByte */ 261464a6fe0Skiyohara#endif 262464a6fe0SkiyoharaLstartup_pagetable: 263464a6fe0Skiyohara .word STARTUP_PAGETABLE_ADDR 264464a6fe0Skiyohara 265464a6fe0Skiyohara .globl _C_LABEL(u_boot_args) 266464a6fe0Skiyoharau_boot_args: 267464a6fe0Skiyohara .space 16 /* r0, r1, r2, r3 */ 268464a6fe0Skiyohara 2694194446bSkiyoharacores_start: 2704194446bSkiyohara .word CPU_ID_MV88SV131, SHEEVA 2714194446bSkiyohara .word CPU_ID_MV88FR571_VD, SHEEVA /* Is it Sheeva? */ 2724194446bSkiyohara .word CPU_ID_MV88SV581X_V6, PJ4B 2734194446bSkiyohara .word CPU_ID_MV88SV581X_V7, PJ4B 2744194446bSkiyohara .word CPU_ID_MV88SV584X_V7, PJ4B 2754194446bSkiyohara .word CPU_ID_ARM_88SV581X_V6, PJ4B 2764194446bSkiyohara .word CPU_ID_ARM_88SV581X_V7, PJ4B 2774194446bSkiyohara .word 0, 0 2784194446bSkiyoharacores_end: 2794194446bSkiyohara 280464a6fe0Skiyohara#define MMU_INIT(va,pa,n_sec,attr) \ 281464a6fe0Skiyohara .word n_sec ; \ 282fb16b108Sskrll .word 4 * (((va) & 0xffffffff) >> L1_S_SHIFT) ; \ 283fb16b108Sskrll .word ((pa) & 0xffffffff) | (attr) ; 284464a6fe0Skiyohara 285464a6fe0Skiyoharammu_init_table: 286464a6fe0Skiyohara /* fill all table VA==PA */ 287464a6fe0Skiyohara MMU_INIT(0x00000000, 0x00000000, 288e4fa8f1dSmatt 1 << (32 - L1_S_SHIFT), L1_TYPE_S | L1_S_AP_KRW) 289464a6fe0Skiyohara 290464a6fe0Skiyohara /* map SDRAM VA==PA, WT cacheable */ 291464a6fe0Skiyohara MMU_INIT(SDRAM_START, SDRAM_START, 292e4fa8f1dSmatt 128, L1_TYPE_S | L1_S_C | L1_S_AP_KRW) 293464a6fe0Skiyohara 294e1159894Sskrll /* map VA KERNEL_BASE..KERNEL_BASE+7ffffff to PA 0x00000000..0x07ffffff */ 295e1159894Sskrll MMU_INIT(KERNEL_BASE, SDRAM_START, 296e4fa8f1dSmatt 128, L1_TYPE_S | L1_S_C | L1_S_AP_KRW) 297464a6fe0Skiyohara 298464a6fe0Skiyohara .word 0 /* end of table */ 299