xref: /dports/cad/yosys/yosys-yosys-0.12/tests/various/logger_error.ys

logger -werror "is implicitly declared." -expect error "is implicitly declared." 1
read_verilog << EOF
module top(...);
	assign b = w;
endmodule
EOF