xref: /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/fsgnjn_s.h

require_extension('F');
require_fp;
WRITE_FRD(fsgnj32(FRS1, FRS2, true, false));