xref: /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/fsgnjx_q.h

require_extension('Q');
require_fp;
WRITE_FRD(fsgnj128(FRS1, FRS2, false, true));