1 /*
2  * Copyright (c) 2001, 2013, Oracle and/or its affiliates. All rights reserved.
3  * Copyright (c) 2012, 2013 SAP SE. All rights reserved.
4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
5  *
6  * This code is free software; you can redistribute it and/or modify it
7  * under the terms of the GNU General Public License version 2 only, as
8  * published by the Free Software Foundation.
9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_PPC_VM_VMREG_PPC_HPP
27 #define CPU_PPC_VM_VMREG_PPC_HPP
28 
is_Register()29 inline bool is_Register() {
30   return (unsigned int)value() < (unsigned int)ConcreteRegisterImpl::max_gpr;
31 }
32 
is_FloatRegister()33 inline bool is_FloatRegister() {
34   return value() >= ConcreteRegisterImpl::max_gpr &&
35          value() < ConcreteRegisterImpl::max_fpr;
36 }
37 
as_Register()38 inline Register as_Register() {
39   assert(is_Register() && is_even(value()), "even-aligned GPR name");
40   return ::as_Register(value()>>1);
41 }
42 
as_FloatRegister()43 inline FloatRegister as_FloatRegister() {
44   assert(is_FloatRegister() && is_even(value()), "must be");
45   return ::as_FloatRegister((value() - ConcreteRegisterImpl::max_gpr) >> 1);
46 }
47 
is_concrete()48 inline bool is_concrete() {
49   assert(is_reg(), "must be");
50   return is_even(value());
51 }
52 
53 #endif // CPU_PPC_VM_VMREG_PPC_HPP
54