1// SPDX-License-Identifier: GPL-2.0
2/*
3 * ARM Ltd. Versatile Express
4 *
5 * CoreTile Express A5x2
6 * Cortex-A5 MPCore (V2P-CA5s)
7 *
8 * HBI-0225B
9 */
10
11/dts-v1/;
12#include "vexpress-v2m-rs1.dtsi"
13
14/ {
15	model = "V2P-CA5s";
16	arm,hbi = <0x225>;
17	arm,vexpress,site = <0xf>;
18	compatible = "arm,vexpress,v2p-ca5s", "arm,vexpress";
19	interrupt-parent = <&gic>;
20	#address-cells = <1>;
21	#size-cells = <1>;
22
23	chosen { };
24
25	aliases {
26		serial0 = &v2m_serial0;
27		serial1 = &v2m_serial1;
28		serial2 = &v2m_serial2;
29		serial3 = &v2m_serial3;
30		i2c0 = &v2m_i2c_dvi;
31		i2c1 = &v2m_i2c_pcie;
32	};
33
34	cpus {
35		#address-cells = <1>;
36		#size-cells = <0>;
37
38		cpu@0 {
39			device_type = "cpu";
40			compatible = "arm,cortex-a5";
41			reg = <0>;
42			next-level-cache = <&L2>;
43		};
44
45		cpu@1 {
46			device_type = "cpu";
47			compatible = "arm,cortex-a5";
48			reg = <1>;
49			next-level-cache = <&L2>;
50		};
51	};
52
53	memory@80000000 {
54		device_type = "memory";
55		reg = <0x80000000 0x40000000>;
56	};
57
58	reserved-memory {
59		#address-cells = <1>;
60		#size-cells = <1>;
61		ranges;
62
63		/* Chipselect 2 is physically at 0x18000000 */
64		vram: vram@18000000 {
65			/* 8 MB of designated video RAM */
66			compatible = "shared-dma-pool";
67			reg = <0x18000000 0x00800000>;
68			no-map;
69		};
70	};
71
72	hdlcd@2a110000 {
73		compatible = "arm,hdlcd";
74		reg = <0x2a110000 0x1000>;
75		interrupts = <0 85 4>;
76		clocks = <&hdlcd_clk>;
77		clock-names = "pxlclk";
78	};
79
80	memory-controller@2a150000 {
81		compatible = "arm,pl341", "arm,primecell";
82		reg = <0x2a150000 0x1000>;
83		clocks = <&axi_clk>;
84		clock-names = "apb_pclk";
85	};
86
87	memory-controller@2a190000 {
88		compatible = "arm,pl354", "arm,primecell";
89		reg = <0x2a190000 0x1000>;
90		interrupts = <0 86 4>,
91			     <0 87 4>;
92		clocks = <&axi_clk>;
93		clock-names = "apb_pclk";
94	};
95
96	scu@2c000000 {
97		compatible = "arm,cortex-a5-scu";
98		reg = <0x2c000000 0x58>;
99	};
100
101	timer@2c000600 {
102		compatible = "arm,cortex-a5-twd-timer";
103		reg = <0x2c000600 0x20>;
104		interrupts = <1 13 0x304>;
105	};
106
107	timer@2c000200 {
108		compatible = "arm,cortex-a5-global-timer",
109		             "arm,cortex-a9-global-timer";
110		reg = <0x2c000200 0x20>;
111		interrupts = <1 11 0x304>;
112		clocks = <&cpu_clk>;
113	};
114
115	watchdog@2c000620 {
116		compatible = "arm,cortex-a5-twd-wdt";
117		reg = <0x2c000620 0x20>;
118		interrupts = <1 14 0x304>;
119	};
120
121	gic: interrupt-controller@2c001000 {
122		compatible = "arm,cortex-a5-gic", "arm,cortex-a9-gic";
123		#interrupt-cells = <3>;
124		#address-cells = <0>;
125		interrupt-controller;
126		reg = <0x2c001000 0x1000>,
127		      <0x2c000100 0x100>;
128	};
129
130	L2: cache-controller@2c0f0000 {
131		compatible = "arm,pl310-cache";
132		reg = <0x2c0f0000 0x1000>;
133		interrupts = <0 84 4>;
134		cache-level = <2>;
135	};
136
137	pmu {
138		compatible = "arm,cortex-a5-pmu";
139		interrupts = <0 68 4>,
140			     <0 69 4>;
141	};
142
143	dcc {
144		compatible = "arm,vexpress,config-bus";
145		arm,vexpress,config-bridge = <&v2m_sysreg>;
146
147		cpu_clk: oscclk0 {
148			/* CPU and internal AXI reference clock */
149			compatible = "arm,vexpress-osc";
150			arm,vexpress-sysreg,func = <1 0>;
151			freq-range = <50000000 100000000>;
152			#clock-cells = <0>;
153			clock-output-names = "oscclk0";
154		};
155
156		axi_clk: oscclk1 {
157			/* Multiplexed AXI master clock */
158			compatible = "arm,vexpress-osc";
159			arm,vexpress-sysreg,func = <1 1>;
160			freq-range = <5000000 50000000>;
161			#clock-cells = <0>;
162			clock-output-names = "oscclk1";
163		};
164
165		oscclk2 {
166			/* DDR2 */
167			compatible = "arm,vexpress-osc";
168			arm,vexpress-sysreg,func = <1 2>;
169			freq-range = <80000000 120000000>;
170			#clock-cells = <0>;
171			clock-output-names = "oscclk2";
172		};
173
174		hdlcd_clk: oscclk3 {
175			/* HDLCD */
176			compatible = "arm,vexpress-osc";
177			arm,vexpress-sysreg,func = <1 3>;
178			freq-range = <23750000 165000000>;
179			#clock-cells = <0>;
180			clock-output-names = "oscclk3";
181		};
182
183		oscclk4 {
184			/* Test chip gate configuration */
185			compatible = "arm,vexpress-osc";
186			arm,vexpress-sysreg,func = <1 4>;
187			freq-range = <80000000 80000000>;
188			#clock-cells = <0>;
189			clock-output-names = "oscclk4";
190		};
191
192		smbclk: oscclk5 {
193			/* SMB clock */
194			compatible = "arm,vexpress-osc";
195			arm,vexpress-sysreg,func = <1 5>;
196			freq-range = <25000000 60000000>;
197			#clock-cells = <0>;
198			clock-output-names = "oscclk5";
199		};
200
201		temp-dcc {
202			/* DCC internal operating temperature */
203			compatible = "arm,vexpress-temp";
204			arm,vexpress-sysreg,func = <4 0>;
205			label = "DCC";
206		};
207	};
208
209	smb: bus@8000000 {
210		compatible = "simple-bus";
211
212		#address-cells = <2>;
213		#size-cells = <1>;
214		ranges = <0 0 0x08000000 0x04000000>,
215			 <1 0 0x14000000 0x04000000>,
216			 <2 0 0x18000000 0x04000000>,
217			 <3 0 0x1c000000 0x04000000>,
218			 <4 0 0x0c000000 0x04000000>,
219			 <5 0 0x10000000 0x04000000>;
220
221		#interrupt-cells = <1>;
222		interrupt-map-mask = <0 0 63>;
223		interrupt-map = <0 0  0 &gic 0  0 4>,
224				<0 0  1 &gic 0  1 4>,
225				<0 0  2 &gic 0  2 4>,
226				<0 0  3 &gic 0  3 4>,
227				<0 0  4 &gic 0  4 4>,
228				<0 0  5 &gic 0  5 4>,
229				<0 0  6 &gic 0  6 4>,
230				<0 0  7 &gic 0  7 4>,
231				<0 0  8 &gic 0  8 4>,
232				<0 0  9 &gic 0  9 4>,
233				<0 0 10 &gic 0 10 4>,
234				<0 0 11 &gic 0 11 4>,
235				<0 0 12 &gic 0 12 4>,
236				<0 0 13 &gic 0 13 4>,
237				<0 0 14 &gic 0 14 4>,
238				<0 0 15 &gic 0 15 4>,
239				<0 0 16 &gic 0 16 4>,
240				<0 0 17 &gic 0 17 4>,
241				<0 0 18 &gic 0 18 4>,
242				<0 0 19 &gic 0 19 4>,
243				<0 0 20 &gic 0 20 4>,
244				<0 0 21 &gic 0 21 4>,
245				<0 0 22 &gic 0 22 4>,
246				<0 0 23 &gic 0 23 4>,
247				<0 0 24 &gic 0 24 4>,
248				<0 0 25 &gic 0 25 4>,
249				<0 0 26 &gic 0 26 4>,
250				<0 0 27 &gic 0 27 4>,
251				<0 0 28 &gic 0 28 4>,
252				<0 0 29 &gic 0 29 4>,
253				<0 0 30 &gic 0 30 4>,
254				<0 0 31 &gic 0 31 4>,
255				<0 0 32 &gic 0 32 4>,
256				<0 0 33 &gic 0 33 4>,
257				<0 0 34 &gic 0 34 4>,
258				<0 0 35 &gic 0 35 4>,
259				<0 0 36 &gic 0 36 4>,
260				<0 0 37 &gic 0 37 4>,
261				<0 0 38 &gic 0 38 4>,
262				<0 0 39 &gic 0 39 4>,
263				<0 0 40 &gic 0 40 4>,
264				<0 0 41 &gic 0 41 4>,
265				<0 0 42 &gic 0 42 4>;
266	};
267
268	site2: hsb@40000000 {
269		compatible = "simple-bus";
270		#address-cells = <1>;
271		#size-cells = <1>;
272		ranges = <0 0x40000000 0x40000000>;
273		#interrupt-cells = <1>;
274		interrupt-map-mask = <0 3>;
275		interrupt-map = <0 0 &gic 0 36 4>,
276				<0 1 &gic 0 37 4>,
277				<0 2 &gic 0 38 4>,
278				<0 3 &gic 0 39 4>;
279	};
280};
281