1 /*
2 * Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7 #include <assert.h>
8 #include <string.h>
9
10 #include <platform_def.h>
11
12 #include <arch_helpers.h>
13 #include <common/bl_common.h>
14 #include <common/debug.h>
15 #include <common/desc_image_load.h>
16 #include <drivers/generic_delay_timer.h>
17 #include <drivers/partition/partition.h>
18 #include <lib/fconf/fconf.h>
19 #include <lib/fconf/fconf_dyn_cfg_getter.h>
20 #ifdef SPD_opteed
21 #include <lib/optee_utils.h>
22 #endif
23 #include <lib/utils.h>
24 #include <plat/arm/common/plat_arm.h>
25 #include <plat/common/platform.h>
26
27 /* Data structure which holds the extents of the trusted SRAM for BL2 */
28 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
29
30 /* Base address of fw_config received from BL1 */
31 static uintptr_t config_base;
32
33 /*
34 * Check that BL2_BASE is above ARM_FW_CONFIG_LIMIT. This reserved page is
35 * for `meminfo_t` data structure and fw_configs passed from BL1.
36 */
37 CASSERT(BL2_BASE >= ARM_FW_CONFIG_LIMIT, assert_bl2_base_overflows);
38
39 /* Weak definitions may be overridden in specific ARM standard platform */
40 #pragma weak bl2_early_platform_setup2
41 #pragma weak bl2_platform_setup
42 #pragma weak bl2_plat_arch_setup
43 #pragma weak bl2_plat_sec_mem_layout
44 #if MEASURED_BOOT
45 #pragma weak bl2_plat_get_hash
46 #endif
47
48 #define MAP_BL2_TOTAL MAP_REGION_FLAT( \
49 bl2_tzram_layout.total_base, \
50 bl2_tzram_layout.total_size, \
51 MT_MEMORY | MT_RW | MT_SECURE)
52
53
54 #pragma weak arm_bl2_plat_handle_post_image_load
55
56 /*******************************************************************************
57 * BL1 has passed the extents of the trusted SRAM that should be visible to BL2
58 * in x0. This memory layout is sitting at the base of the free trusted SRAM.
59 * Copy it to a safe location before its reclaimed by later BL2 functionality.
60 ******************************************************************************/
arm_bl2_early_platform_setup(uintptr_t fw_config,struct meminfo * mem_layout)61 void arm_bl2_early_platform_setup(uintptr_t fw_config,
62 struct meminfo *mem_layout)
63 {
64 /* Initialize the console to provide early debug support */
65 arm_console_boot_init();
66
67 /* Setup the BL2 memory layout */
68 bl2_tzram_layout = *mem_layout;
69
70 config_base = fw_config;
71
72 /* Initialise the IO layer and register platform IO devices */
73 plat_arm_io_setup();
74
75 /* Load partition table */
76 #if ARM_GPT_SUPPORT
77 partition_init(GPT_IMAGE_ID);
78 #endif /* ARM_GPT_SUPPORT */
79
80 }
81
bl2_early_platform_setup2(u_register_t arg0,u_register_t arg1,u_register_t arg2,u_register_t arg3)82 void bl2_early_platform_setup2(u_register_t arg0, u_register_t arg1, u_register_t arg2, u_register_t arg3)
83 {
84 arm_bl2_early_platform_setup((uintptr_t)arg0, (meminfo_t *)arg1);
85
86 generic_delay_timer_init();
87 }
88
89 /*
90 * Perform BL2 preload setup. Currently we initialise the dynamic
91 * configuration here.
92 */
bl2_plat_preload_setup(void)93 void bl2_plat_preload_setup(void)
94 {
95 arm_bl2_dyn_cfg_init();
96
97 #if ARM_GPT_SUPPORT
98 int result = arm_set_image_source(FIP_IMAGE_ID, "FIP_A");
99
100 if (result != 0) {
101 panic();
102 }
103 #endif /* ARM_GPT_SUPPORT */
104 }
105
106 /*
107 * Perform ARM standard platform setup.
108 */
arm_bl2_platform_setup(void)109 void arm_bl2_platform_setup(void)
110 {
111 /* Initialize the secure environment */
112 plat_arm_security_setup();
113
114 #if defined(PLAT_ARM_MEM_PROT_ADDR)
115 arm_nor_psci_do_static_mem_protect();
116 #endif
117 }
118
bl2_platform_setup(void)119 void bl2_platform_setup(void)
120 {
121 arm_bl2_platform_setup();
122 }
123
124 /*******************************************************************************
125 * Perform the very early platform specific architectural setup here. At the
126 * moment this is only initializes the mmu in a quick and dirty way.
127 ******************************************************************************/
arm_bl2_plat_arch_setup(void)128 void arm_bl2_plat_arch_setup(void)
129 {
130 #if USE_COHERENT_MEM && !ARM_CRYPTOCELL_INTEG
131 /*
132 * Ensure ARM platforms don't use coherent memory in BL2 unless
133 * cryptocell integration is enabled.
134 */
135 assert((BL_COHERENT_RAM_END - BL_COHERENT_RAM_BASE) == 0U);
136 #endif
137
138 const mmap_region_t bl_regions[] = {
139 MAP_BL2_TOTAL,
140 ARM_MAP_BL_RO,
141 #if USE_ROMLIB
142 ARM_MAP_ROMLIB_CODE,
143 ARM_MAP_ROMLIB_DATA,
144 #endif
145 #if ARM_CRYPTOCELL_INTEG
146 ARM_MAP_BL_COHERENT_RAM,
147 #endif
148 ARM_MAP_BL_CONFIG_REGION,
149 {0}
150 };
151
152 setup_page_tables(bl_regions, plat_arm_get_mmap());
153
154 #ifdef __aarch64__
155 enable_mmu_el1(0);
156 #else
157 enable_mmu_svc_mon(0);
158 #endif
159
160 arm_setup_romlib();
161 }
162
bl2_plat_arch_setup(void)163 void bl2_plat_arch_setup(void)
164 {
165 const struct dyn_cfg_dtb_info_t *tb_fw_config_info;
166
167 arm_bl2_plat_arch_setup();
168
169 /* Fill the properties struct with the info from the config dtb */
170 fconf_populate("FW_CONFIG", config_base);
171
172 /* TB_FW_CONFIG was also loaded by BL1 */
173 tb_fw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, TB_FW_CONFIG_ID);
174 assert(tb_fw_config_info != NULL);
175
176 fconf_populate("TB_FW", tb_fw_config_info->config_addr);
177 }
178
arm_bl2_handle_post_image_load(unsigned int image_id)179 int arm_bl2_handle_post_image_load(unsigned int image_id)
180 {
181 int err = 0;
182 bl_mem_params_node_t *bl_mem_params = get_bl_mem_params_node(image_id);
183 #ifdef SPD_opteed
184 bl_mem_params_node_t *pager_mem_params = NULL;
185 bl_mem_params_node_t *paged_mem_params = NULL;
186 #endif
187 assert(bl_mem_params != NULL);
188
189 switch (image_id) {
190 #ifdef __aarch64__
191 case BL32_IMAGE_ID:
192 #ifdef SPD_opteed
193 pager_mem_params = get_bl_mem_params_node(BL32_EXTRA1_IMAGE_ID);
194 assert(pager_mem_params);
195
196 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID);
197 assert(paged_mem_params);
198
199 err = parse_optee_header(&bl_mem_params->ep_info,
200 &pager_mem_params->image_info,
201 &paged_mem_params->image_info);
202 if (err != 0) {
203 WARN("OPTEE header parse error.\n");
204 }
205 #endif
206 bl_mem_params->ep_info.spsr = arm_get_spsr_for_bl32_entry();
207 break;
208 #endif
209
210 case BL33_IMAGE_ID:
211 /* BL33 expects to receive the primary CPU MPID (through r0) */
212 bl_mem_params->ep_info.args.arg0 = 0xffff & read_mpidr();
213 bl_mem_params->ep_info.spsr = arm_get_spsr_for_bl33_entry();
214 break;
215
216 #ifdef SCP_BL2_BASE
217 case SCP_BL2_IMAGE_ID:
218 /* The subsequent handling of SCP_BL2 is platform specific */
219 err = plat_arm_bl2_handle_scp_bl2(&bl_mem_params->image_info);
220 if (err) {
221 WARN("Failure in platform-specific handling of SCP_BL2 image.\n");
222 }
223 break;
224 #endif
225 default:
226 /* Do nothing in default case */
227 break;
228 }
229
230 return err;
231 }
232
233 /*******************************************************************************
234 * This function can be used by the platforms to update/use image
235 * information for given `image_id`.
236 ******************************************************************************/
arm_bl2_plat_handle_post_image_load(unsigned int image_id)237 int arm_bl2_plat_handle_post_image_load(unsigned int image_id)
238 {
239 #if defined(SPD_spmd) && SPMD_SPM_AT_SEL2
240 /* For Secure Partitions we don't need post processing */
241 if ((image_id >= (MAX_NUMBER_IDS - MAX_SP_IDS)) &&
242 (image_id < MAX_NUMBER_IDS)) {
243 return 0;
244 }
245 #endif
246 return arm_bl2_handle_post_image_load(image_id);
247 }
248
bl2_plat_handle_post_image_load(unsigned int image_id)249 int bl2_plat_handle_post_image_load(unsigned int image_id)
250 {
251 return arm_bl2_plat_handle_post_image_load(image_id);
252 }
253
254 #if MEASURED_BOOT
255 /* Read TCG_DIGEST_SIZE bytes of BL2 hash data */
bl2_plat_get_hash(void * data)256 void bl2_plat_get_hash(void *data)
257 {
258 arm_bl2_get_hash(data);
259 }
260 #endif
261