1 // SPDX-License-Identifier: GPL-2.0+
2 /*
3 * Copyright 2015 Freescale Semiconductor
4 */
5 #include <common.h>
6 #include <env.h>
7 #include <init.h>
8 #include <malloc.h>
9 #include <errno.h>
10 #include <netdev.h>
11 #include <fsl_ifc.h>
12 #include <fsl_ddr.h>
13 #include <asm/global_data.h>
14 #include <asm/io.h>
15 #include <fdt_support.h>
16 #include <linux/libfdt.h>
17 #include <fsl-mc/fsl_mc.h>
18 #include <env_internal.h>
19 #include <i2c.h>
20 #include <rtc.h>
21 #include <asm/arch/soc.h>
22 #include <hwconfig.h>
23 #include <fsl_sec.h>
24 #include <asm/arch/ppa.h>
25 #include <asm/arch-fsl-layerscape/fsl_icid.h>
26
27
28 #include "../common/qixis.h"
29 #include "ls2080aqds_qixis.h"
30 #include "../common/vid.h"
31
32 #define PIN_MUX_SEL_SDHC 0x00
33 #define PIN_MUX_SEL_DSPI 0x0a
34 #define SCFG_QSPICLKCTRL_DIV_20 (5 << 27)
35
36 #define SET_SDHC_MUX_SEL(reg, value) ((reg & 0xf0) | value)
37
38 DECLARE_GLOBAL_DATA_PTR;
39
40 enum {
41 MUX_TYPE_SDHC,
42 MUX_TYPE_DSPI,
43 };
44
get_qixis_addr(void)45 unsigned long long get_qixis_addr(void)
46 {
47 unsigned long long addr;
48
49 if (gd->flags & GD_FLG_RELOC)
50 addr = QIXIS_BASE_PHYS;
51 else
52 addr = QIXIS_BASE_PHYS_EARLY;
53
54 /*
55 * IFC address under 256MB is mapped to 0x30000000, any address above
56 * is mapped to 0x5_10000000 up to 4GB.
57 */
58 addr = addr > 0x10000000 ? addr + 0x500000000ULL : addr + 0x30000000;
59
60 return addr;
61 }
62
checkboard(void)63 int checkboard(void)
64 {
65 char buf[64];
66 u8 sw;
67 static const char *const freq[] = {"100", "125", "156.25",
68 "100 separate SSCG"};
69 int clock;
70
71 cpu_name(buf);
72 printf("Board: %s-QDS, ", buf);
73
74 sw = QIXIS_READ(arch);
75 printf("Board Arch: V%d, ", sw >> 4);
76 printf("Board version: %c, boot from ", (sw & 0xf) + 'A' - 1);
77
78 memset((u8 *)buf, 0x00, ARRAY_SIZE(buf));
79
80 sw = QIXIS_READ(brdcfg[0]);
81 sw = (sw & QIXIS_LBMAP_MASK) >> QIXIS_LBMAP_SHIFT;
82
83 if (sw < 0x8)
84 printf("vBank: %d\n", sw);
85 else if (sw == 0x8)
86 puts("PromJet\n");
87 else if (sw == 0x9)
88 puts("NAND\n");
89 else if (sw == 0xf)
90 puts("QSPI\n");
91 else if (sw == 0x15)
92 printf("IFCCard\n");
93 else
94 printf("invalid setting of SW%u\n", QIXIS_LBMAP_SWITCH);
95
96 printf("FPGA: v%d (%s), build %d",
97 (int)QIXIS_READ(scver), qixis_read_tag(buf),
98 (int)qixis_read_minor());
99 /* the timestamp string contains "\n" at the end */
100 printf(" on %s", qixis_read_time(buf));
101
102 /*
103 * Display the actual SERDES reference clocks as configured by the
104 * dip switches on the board. Note that the SWx registers could
105 * technically be set to force the reference clocks to match the
106 * values that the SERDES expects (or vice versa). For now, however,
107 * we just display both values and hope the user notices when they
108 * don't match.
109 */
110 puts("SERDES1 Reference : ");
111 sw = QIXIS_READ(brdcfg[2]);
112 clock = (sw >> 6) & 3;
113 printf("Clock1 = %sMHz ", freq[clock]);
114 clock = (sw >> 4) & 3;
115 printf("Clock2 = %sMHz", freq[clock]);
116
117 puts("\nSERDES2 Reference : ");
118 clock = (sw >> 2) & 3;
119 printf("Clock1 = %sMHz ", freq[clock]);
120 clock = (sw >> 0) & 3;
121 printf("Clock2 = %sMHz\n", freq[clock]);
122
123 return 0;
124 }
125
get_board_sys_clk(void)126 unsigned long get_board_sys_clk(void)
127 {
128 u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
129
130 switch (sysclk_conf & 0x0F) {
131 case QIXIS_SYSCLK_83:
132 return 83333333;
133 case QIXIS_SYSCLK_100:
134 return 100000000;
135 case QIXIS_SYSCLK_125:
136 return 125000000;
137 case QIXIS_SYSCLK_133:
138 return 133333333;
139 case QIXIS_SYSCLK_150:
140 return 150000000;
141 case QIXIS_SYSCLK_160:
142 return 160000000;
143 case QIXIS_SYSCLK_166:
144 return 166666666;
145 }
146 return 66666666;
147 }
148
get_board_ddr_clk(void)149 unsigned long get_board_ddr_clk(void)
150 {
151 u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
152
153 switch ((ddrclk_conf & 0x30) >> 4) {
154 case QIXIS_DDRCLK_100:
155 return 100000000;
156 case QIXIS_DDRCLK_125:
157 return 125000000;
158 case QIXIS_DDRCLK_133:
159 return 133333333;
160 }
161 return 66666666;
162 }
163
select_i2c_ch_pca9547(u8 ch)164 int select_i2c_ch_pca9547(u8 ch)
165 {
166 int ret;
167 #if CONFIG_IS_ENABLED(DM_I2C)
168 struct udevice *dev;
169
170 ret = i2c_get_chip_for_busnum(0, I2C_MUX_PCA_ADDR_PRI, 1, &dev);
171 if (!ret)
172 ret = dm_i2c_write(dev, 0, &ch, 1);
173
174 #else
175 ret = i2c_write(I2C_MUX_PCA_ADDR_PRI, 0, 1, &ch, 1);
176 #endif
177 if (ret) {
178 puts("PCA: failed to select proper channel\n");
179 return ret;
180 }
181
182 return 0;
183 }
184
config_board_mux(int ctrl_type)185 int config_board_mux(int ctrl_type)
186 {
187 u8 reg5;
188
189 reg5 = QIXIS_READ(brdcfg[5]);
190
191 switch (ctrl_type) {
192 case MUX_TYPE_SDHC:
193 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_SDHC);
194 break;
195 case MUX_TYPE_DSPI:
196 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_DSPI);
197 break;
198 default:
199 printf("Wrong mux interface type\n");
200 return -1;
201 }
202
203 QIXIS_WRITE(brdcfg[5], reg5);
204
205 return 0;
206 }
207
board_init(void)208 int board_init(void)
209 {
210 char *env_hwconfig;
211 u32 __iomem *dcfg_ccsr = (u32 __iomem *)DCFG_BASE;
212 u32 val;
213
214 init_final_memctl_regs();
215
216 val = in_le32(dcfg_ccsr + DCFG_RCWSR13 / 4);
217
218 env_hwconfig = env_get("hwconfig");
219
220 if (hwconfig_f("dspi", env_hwconfig) &&
221 DCFG_RCWSR13_DSPI == (val & (u32)(0xf << 8)))
222 config_board_mux(MUX_TYPE_DSPI);
223 else
224 config_board_mux(MUX_TYPE_SDHC);
225
226 #if defined(CONFIG_MTD_RAW_NAND) && defined(CONFIG_FSL_QSPI)
227 val = in_le32(dcfg_ccsr + DCFG_RCWSR15 / 4);
228
229 if (DCFG_RCWSR15_IFCGRPABASE_QSPI == (val & (u32)0x3))
230 QIXIS_WRITE(brdcfg[9],
231 (QIXIS_READ(brdcfg[9]) & 0xf8) |
232 FSL_QIXIS_BRDCFG9_QSPI);
233 #endif
234
235 #ifdef CONFIG_ENV_IS_NOWHERE
236 gd->env_addr = (ulong)&default_environment[0];
237 #endif
238 select_i2c_ch_pca9547(I2C_MUX_CH_DEFAULT);
239
240 #ifdef CONFIG_RTC_ENABLE_32KHZ_OUTPUT
241 #if CONFIG_IS_ENABLED(DM_I2C)
242 rtc_enable_32khz_output(0, CONFIG_SYS_I2C_RTC_ADDR);
243 #else
244 rtc_enable_32khz_output();
245 #endif
246 #endif
247
248 #ifdef CONFIG_FSL_CAAM
249 sec_init();
250 #endif
251
252 #ifdef CONFIG_FSL_LS_PPA
253 ppa_init();
254 #endif
255
256 #if !defined(CONFIG_SYS_EARLY_PCI_INIT) && defined(CONFIG_DM_ETH)
257 pci_init();
258 #endif
259
260 return 0;
261 }
262
board_early_init_f(void)263 int board_early_init_f(void)
264 {
265 #ifdef CONFIG_SYS_I2C_EARLY_INIT
266 i2c_early_init_f();
267 #endif
268 fsl_lsch3_early_init_f();
269 #ifdef CONFIG_FSL_QSPI
270 /* input clk: 1/2 platform clk, output: input/20 */
271 out_le32(SCFG_BASE + SCFG_QSPICLKCTLR, SCFG_QSPICLKCTRL_DIV_20);
272 #endif
273 return 0;
274 }
275
misc_init_r(void)276 int misc_init_r(void)
277 {
278 if (adjust_vdd(0))
279 printf("Warning: Adjusting core voltage failed.\n");
280
281 return 0;
282 }
283
detail_board_ddr_info(void)284 void detail_board_ddr_info(void)
285 {
286 puts("\nDDR ");
287 print_size(gd->bd->bi_dram[0].size + gd->bd->bi_dram[1].size, "");
288 print_ddr_info(0);
289 #ifdef CONFIG_SYS_FSL_HAS_DP_DDR
290 if (soc_has_dp_ddr() && gd->bd->bi_dram[2].size) {
291 puts("\nDP-DDR ");
292 print_size(gd->bd->bi_dram[2].size, "");
293 print_ddr_info(CONFIG_DP_DDR_CTRL);
294 }
295 #endif
296 }
297
298 #if defined(CONFIG_FSL_MC_ENET) && !defined(CONFIG_SPL_BUILD)
fdt_fixup_board_enet(void * fdt)299 void fdt_fixup_board_enet(void *fdt)
300 {
301 int offset;
302
303 offset = fdt_path_offset(fdt, "/soc/fsl-mc");
304
305 if (offset < 0)
306 offset = fdt_path_offset(fdt, "/fsl-mc");
307
308 if (offset < 0) {
309 printf("%s: ERROR: fsl-mc node not found in device tree (error %d)\n",
310 __func__, offset);
311 return;
312 }
313
314 if (get_mc_boot_status() == 0 &&
315 (is_lazy_dpl_addr_valid() || get_dpl_apply_status() == 0))
316 fdt_status_okay(fdt, offset);
317 else
318 fdt_status_fail(fdt, offset);
319 }
320
board_quiesce_devices(void)321 void board_quiesce_devices(void)
322 {
323 fsl_mc_ldpaa_exit(gd->bd);
324 }
325 #endif
326
327 #ifdef CONFIG_OF_BOARD_SETUP
ft_board_setup(void * blob,struct bd_info * bd)328 int ft_board_setup(void *blob, struct bd_info *bd)
329 {
330 u64 base[CONFIG_NR_DRAM_BANKS];
331 u64 size[CONFIG_NR_DRAM_BANKS];
332
333 ft_cpu_setup(blob, bd);
334
335 /* fixup DT for the two GPP DDR banks */
336 base[0] = gd->bd->bi_dram[0].start;
337 size[0] = gd->bd->bi_dram[0].size;
338 base[1] = gd->bd->bi_dram[1].start;
339 size[1] = gd->bd->bi_dram[1].size;
340
341 #ifdef CONFIG_RESV_RAM
342 /* reduce size if reserved memory is within this bank */
343 if (gd->arch.resv_ram >= base[0] &&
344 gd->arch.resv_ram < base[0] + size[0])
345 size[0] = gd->arch.resv_ram - base[0];
346 else if (gd->arch.resv_ram >= base[1] &&
347 gd->arch.resv_ram < base[1] + size[1])
348 size[1] = gd->arch.resv_ram - base[1];
349 #endif
350
351 fdt_fixup_memory_banks(blob, base, size, 2);
352
353 fdt_fsl_mc_fixup_iommu_map_entry(blob);
354
355 fsl_fdt_fixup_dr_usb(blob, bd);
356
357 #if defined(CONFIG_FSL_MC_ENET) && !defined(CONFIG_SPL_BUILD)
358 fdt_fixup_board_enet(blob);
359 #endif
360
361 fdt_fixup_icid(blob);
362
363 return 0;
364 }
365 #endif
366
qixis_dump_switch(void)367 void qixis_dump_switch(void)
368 {
369 int i, nr_of_cfgsw;
370
371 QIXIS_WRITE(cms[0], 0x00);
372 nr_of_cfgsw = QIXIS_READ(cms[1]);
373
374 puts("DIP switch settings dump:\n");
375 for (i = 1; i <= nr_of_cfgsw; i++) {
376 QIXIS_WRITE(cms[0], i);
377 printf("SW%d = (0x%02x)\n", i, QIXIS_READ(cms[1]));
378 }
379 }
380