157e252bfSMichael Neumann /* 257e252bfSMichael Neumann * Copyright 2011 Advanced Micro Devices, Inc. 357e252bfSMichael Neumann * 457e252bfSMichael Neumann * Permission is hereby granted, free of charge, to any person obtaining a 557e252bfSMichael Neumann * copy of this software and associated documentation files (the "Software"), 657e252bfSMichael Neumann * to deal in the Software without restriction, including without limitation 757e252bfSMichael Neumann * the rights to use, copy, modify, merge, publish, distribute, sublicense, 857e252bfSMichael Neumann * and/or sell copies of the Software, and to permit persons to whom the 957e252bfSMichael Neumann * Software is furnished to do so, subject to the following conditions: 1057e252bfSMichael Neumann * 1157e252bfSMichael Neumann * The above copyright notice and this permission notice shall be included in 1257e252bfSMichael Neumann * all copies or substantial portions of the Software. 1357e252bfSMichael Neumann * 1457e252bfSMichael Neumann * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 1557e252bfSMichael Neumann * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 1657e252bfSMichael Neumann * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 1757e252bfSMichael Neumann * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 1857e252bfSMichael Neumann * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 1957e252bfSMichael Neumann * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 2057e252bfSMichael Neumann * OTHER DEALINGS IN THE SOFTWARE. 2157e252bfSMichael Neumann * 2257e252bfSMichael Neumann * Authors: Alex Deucher 2357e252bfSMichael Neumann */ 2457e252bfSMichael Neumann 2557e252bfSMichael Neumann #include <drm/drmP.h> 2657e252bfSMichael Neumann #include "radeon.h" 2757e252bfSMichael Neumann #include "evergreend.h" 2857e252bfSMichael Neumann #include "r600_dpm.h" 2957e252bfSMichael Neumann #include "cypress_dpm.h" 3057e252bfSMichael Neumann #include "atom.h" 3157e252bfSMichael Neumann #include "radeon_asic.h" 3257e252bfSMichael Neumann 3357e252bfSMichael Neumann #define SMC_RAM_END 0x8000 3457e252bfSMichael Neumann 3557e252bfSMichael Neumann #define MC_CG_ARB_FREQ_F0 0x0a 3657e252bfSMichael Neumann #define MC_CG_ARB_FREQ_F1 0x0b 3757e252bfSMichael Neumann #define MC_CG_ARB_FREQ_F2 0x0c 3857e252bfSMichael Neumann #define MC_CG_ARB_FREQ_F3 0x0d 3957e252bfSMichael Neumann 4057e252bfSMichael Neumann #define MC_CG_SEQ_DRAMCONF_S0 0x05 4157e252bfSMichael Neumann #define MC_CG_SEQ_DRAMCONF_S1 0x06 4257e252bfSMichael Neumann #define MC_CG_SEQ_YCLK_SUSPEND 0x04 4357e252bfSMichael Neumann #define MC_CG_SEQ_YCLK_RESUME 0x0a 4457e252bfSMichael Neumann 4557e252bfSMichael Neumann struct rv7xx_ps *rv770_get_ps(struct radeon_ps *rps); 4657e252bfSMichael Neumann struct rv7xx_power_info *rv770_get_pi(struct radeon_device *rdev); 4757e252bfSMichael Neumann struct evergreen_power_info *evergreen_get_pi(struct radeon_device *rdev); 4857e252bfSMichael Neumann void cypress_dpm_reset_asic(struct radeon_device *rdev); 4957e252bfSMichael Neumann 5057e252bfSMichael Neumann static void cypress_enable_bif_dynamic_pcie_gen2(struct radeon_device *rdev, 5157e252bfSMichael Neumann bool enable) 5257e252bfSMichael Neumann { 5357e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 5457e252bfSMichael Neumann u32 tmp, bif; 5557e252bfSMichael Neumann 5657e252bfSMichael Neumann tmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); 5757e252bfSMichael Neumann if (enable) { 5857e252bfSMichael Neumann if ((tmp & LC_OTHER_SIDE_EVER_SENT_GEN2) && 5957e252bfSMichael Neumann (tmp & LC_OTHER_SIDE_SUPPORTS_GEN2)) { 6057e252bfSMichael Neumann if (!pi->boot_in_gen2) { 6157e252bfSMichael Neumann bif = RREG32(CG_BIF_REQ_AND_RSP) & ~CG_CLIENT_REQ_MASK; 6257e252bfSMichael Neumann bif |= CG_CLIENT_REQ(0xd); 6357e252bfSMichael Neumann WREG32(CG_BIF_REQ_AND_RSP, bif); 6457e252bfSMichael Neumann 6557e252bfSMichael Neumann tmp &= ~LC_HW_VOLTAGE_IF_CONTROL_MASK; 6657e252bfSMichael Neumann tmp |= LC_HW_VOLTAGE_IF_CONTROL(1); 6757e252bfSMichael Neumann tmp |= LC_GEN2_EN_STRAP; 6857e252bfSMichael Neumann 6957e252bfSMichael Neumann tmp |= LC_CLR_FAILED_SPD_CHANGE_CNT; 7057e252bfSMichael Neumann WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp); 71*c4ef309bSzrj udelay(10); 7257e252bfSMichael Neumann tmp &= ~LC_CLR_FAILED_SPD_CHANGE_CNT; 7357e252bfSMichael Neumann WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp); 7457e252bfSMichael Neumann } 7557e252bfSMichael Neumann } 7657e252bfSMichael Neumann } else { 7757e252bfSMichael Neumann if (!pi->boot_in_gen2) { 7857e252bfSMichael Neumann tmp &= ~LC_HW_VOLTAGE_IF_CONTROL_MASK; 7957e252bfSMichael Neumann tmp &= ~LC_GEN2_EN_STRAP; 8057e252bfSMichael Neumann } 8157e252bfSMichael Neumann if ((tmp & LC_OTHER_SIDE_EVER_SENT_GEN2) || 8257e252bfSMichael Neumann (tmp & LC_OTHER_SIDE_SUPPORTS_GEN2)) 8357e252bfSMichael Neumann WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, tmp); 8457e252bfSMichael Neumann } 8557e252bfSMichael Neumann } 8657e252bfSMichael Neumann 8757e252bfSMichael Neumann static void cypress_enable_dynamic_pcie_gen2(struct radeon_device *rdev, 8857e252bfSMichael Neumann bool enable) 8957e252bfSMichael Neumann { 9057e252bfSMichael Neumann cypress_enable_bif_dynamic_pcie_gen2(rdev, enable); 9157e252bfSMichael Neumann 9257e252bfSMichael Neumann if (enable) 9357e252bfSMichael Neumann WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); 9457e252bfSMichael Neumann else 9557e252bfSMichael Neumann WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); 9657e252bfSMichael Neumann } 9757e252bfSMichael Neumann 9857e252bfSMichael Neumann #if 0 9957e252bfSMichael Neumann static int cypress_enter_ulp_state(struct radeon_device *rdev) 10057e252bfSMichael Neumann { 10157e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 10257e252bfSMichael Neumann 10357e252bfSMichael Neumann if (pi->gfx_clock_gating) { 10457e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_GFX_CLK_OFF_EN); 10557e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, GFX_CLK_FORCE_ON, ~GFX_CLK_FORCE_ON); 10657e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~GFX_CLK_FORCE_ON); 10757e252bfSMichael Neumann 10857e252bfSMichael Neumann RREG32(GB_ADDR_CONFIG); 10957e252bfSMichael Neumann } 11057e252bfSMichael Neumann 11157e252bfSMichael Neumann WREG32_P(SMC_MSG, HOST_SMC_MSG(PPSMC_MSG_SwitchToMinimumPower), 11257e252bfSMichael Neumann ~HOST_SMC_MSG_MASK); 11357e252bfSMichael Neumann 114*c4ef309bSzrj udelay(7000); 11557e252bfSMichael Neumann 11657e252bfSMichael Neumann return 0; 11757e252bfSMichael Neumann } 11857e252bfSMichael Neumann #endif 11957e252bfSMichael Neumann 12057e252bfSMichael Neumann static void cypress_gfx_clock_gating_enable(struct radeon_device *rdev, 12157e252bfSMichael Neumann bool enable) 12257e252bfSMichael Neumann { 12357e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 12457e252bfSMichael Neumann 12557e252bfSMichael Neumann if (enable) { 12657e252bfSMichael Neumann if (eg_pi->light_sleep) { 12757e252bfSMichael Neumann WREG32(GRBM_GFX_INDEX, 0xC0000000); 12857e252bfSMichael Neumann 12957e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_0, 0xFFFFFFFF); 13057e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_1, 0xFFFFFFFF); 13157e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_2, 0xFFFFFFFF); 13257e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_3, 0xFFFFFFFF); 13357e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_4, 0xFFFFFFFF); 13457e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_5, 0xFFFFFFFF); 13557e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_6, 0xFFFFFFFF); 13657e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_7, 0xFFFFFFFF); 13757e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_8, 0xFFFFFFFF); 13857e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_9, 0xFFFFFFFF); 13957e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_10, 0xFFFFFFFF); 14057e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_11, 0xFFFFFFFF); 14157e252bfSMichael Neumann 14257e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, DYN_LIGHT_SLEEP_EN, ~DYN_LIGHT_SLEEP_EN); 14357e252bfSMichael Neumann } 14457e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, DYN_GFX_CLK_OFF_EN, ~DYN_GFX_CLK_OFF_EN); 14557e252bfSMichael Neumann } else { 14657e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_GFX_CLK_OFF_EN); 14757e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, GFX_CLK_FORCE_ON, ~GFX_CLK_FORCE_ON); 14857e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~GFX_CLK_FORCE_ON); 14957e252bfSMichael Neumann RREG32(GB_ADDR_CONFIG); 15057e252bfSMichael Neumann 15157e252bfSMichael Neumann if (eg_pi->light_sleep) { 15257e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_LIGHT_SLEEP_EN); 15357e252bfSMichael Neumann 15457e252bfSMichael Neumann WREG32(GRBM_GFX_INDEX, 0xC0000000); 15557e252bfSMichael Neumann 15657e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_0, 0); 15757e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_1, 0); 15857e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_2, 0); 15957e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_3, 0); 16057e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_4, 0); 16157e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_5, 0); 16257e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_6, 0); 16357e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_7, 0); 16457e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_8, 0); 16557e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_9, 0); 16657e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_10, 0); 16757e252bfSMichael Neumann WREG32_CG(CG_CGLS_TILE_11, 0); 16857e252bfSMichael Neumann } 16957e252bfSMichael Neumann } 17057e252bfSMichael Neumann } 17157e252bfSMichael Neumann 17257e252bfSMichael Neumann static void cypress_mg_clock_gating_enable(struct radeon_device *rdev, 17357e252bfSMichael Neumann bool enable) 17457e252bfSMichael Neumann { 17557e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 17657e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 17757e252bfSMichael Neumann 17857e252bfSMichael Neumann if (enable) { 17957e252bfSMichael Neumann u32 cgts_sm_ctrl_reg; 18057e252bfSMichael Neumann 18157e252bfSMichael Neumann if (rdev->family == CHIP_CEDAR) 18257e252bfSMichael Neumann cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT; 18357e252bfSMichael Neumann else if (rdev->family == CHIP_REDWOOD) 18457e252bfSMichael Neumann cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT; 18557e252bfSMichael Neumann else 18657e252bfSMichael Neumann cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT; 18757e252bfSMichael Neumann 18857e252bfSMichael Neumann WREG32(GRBM_GFX_INDEX, 0xC0000000); 18957e252bfSMichael Neumann 19057e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_0, CYPRESS_MGCGTTLOCAL0_DFLT); 19157e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_1, CYPRESS_MGCGTTLOCAL1_DFLT & 0xFFFFCFFF); 19257e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_2, CYPRESS_MGCGTTLOCAL2_DFLT); 19357e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_3, CYPRESS_MGCGTTLOCAL3_DFLT); 19457e252bfSMichael Neumann 19557e252bfSMichael Neumann if (pi->mgcgtssm) 19657e252bfSMichael Neumann WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg); 19757e252bfSMichael Neumann 19857e252bfSMichael Neumann if (eg_pi->mcls) { 19957e252bfSMichael Neumann WREG32_P(MC_CITF_MISC_RD_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20057e252bfSMichael Neumann WREG32_P(MC_CITF_MISC_WR_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20157e252bfSMichael Neumann WREG32_P(MC_CITF_MISC_VM_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20257e252bfSMichael Neumann WREG32_P(MC_HUB_MISC_HUB_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20357e252bfSMichael Neumann WREG32_P(MC_HUB_MISC_VM_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20457e252bfSMichael Neumann WREG32_P(MC_HUB_MISC_SIP_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20557e252bfSMichael Neumann WREG32_P(MC_XPB_CLK_GAT, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20657e252bfSMichael Neumann WREG32_P(VM_L2_CG, MEM_LS_ENABLE, ~MEM_LS_ENABLE); 20757e252bfSMichael Neumann } 20857e252bfSMichael Neumann } else { 20957e252bfSMichael Neumann WREG32(GRBM_GFX_INDEX, 0xC0000000); 21057e252bfSMichael Neumann 21157e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_0, 0xFFFFFFFF); 21257e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_1, 0xFFFFFFFF); 21357e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_2, 0xFFFFFFFF); 21457e252bfSMichael Neumann WREG32_CG(CG_CGTT_LOCAL_3, 0xFFFFFFFF); 21557e252bfSMichael Neumann 21657e252bfSMichael Neumann if (pi->mgcgtssm) 21757e252bfSMichael Neumann WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0); 21857e252bfSMichael Neumann } 21957e252bfSMichael Neumann } 22057e252bfSMichael Neumann 22157e252bfSMichael Neumann void cypress_enable_spread_spectrum(struct radeon_device *rdev, 22257e252bfSMichael Neumann bool enable) 22357e252bfSMichael Neumann { 22457e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 22557e252bfSMichael Neumann 22657e252bfSMichael Neumann if (enable) { 22757e252bfSMichael Neumann if (pi->sclk_ss) 22857e252bfSMichael Neumann WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN); 22957e252bfSMichael Neumann 23057e252bfSMichael Neumann if (pi->mclk_ss) 23157e252bfSMichael Neumann WREG32_P(MPLL_CNTL_MODE, SS_SSEN, ~SS_SSEN); 23257e252bfSMichael Neumann } else { 23357e252bfSMichael Neumann WREG32_P(CG_SPLL_SPREAD_SPECTRUM, 0, ~SSEN); 23457e252bfSMichael Neumann WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN); 23557e252bfSMichael Neumann WREG32_P(MPLL_CNTL_MODE, 0, ~SS_SSEN); 23657e252bfSMichael Neumann WREG32_P(MPLL_CNTL_MODE, 0, ~SS_DSMODE_EN); 23757e252bfSMichael Neumann } 23857e252bfSMichael Neumann } 23957e252bfSMichael Neumann 24057e252bfSMichael Neumann void cypress_start_dpm(struct radeon_device *rdev) 24157e252bfSMichael Neumann { 24257e252bfSMichael Neumann WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); 24357e252bfSMichael Neumann } 24457e252bfSMichael Neumann 24557e252bfSMichael Neumann void cypress_enable_sclk_control(struct radeon_device *rdev, 24657e252bfSMichael Neumann bool enable) 24757e252bfSMichael Neumann { 24857e252bfSMichael Neumann if (enable) 24957e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, 0, ~SCLK_PWRMGT_OFF); 25057e252bfSMichael Neumann else 25157e252bfSMichael Neumann WREG32_P(SCLK_PWRMGT_CNTL, SCLK_PWRMGT_OFF, ~SCLK_PWRMGT_OFF); 25257e252bfSMichael Neumann } 25357e252bfSMichael Neumann 25457e252bfSMichael Neumann void cypress_enable_mclk_control(struct radeon_device *rdev, 25557e252bfSMichael Neumann bool enable) 25657e252bfSMichael Neumann { 25757e252bfSMichael Neumann if (enable) 25857e252bfSMichael Neumann WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF); 25957e252bfSMichael Neumann else 26057e252bfSMichael Neumann WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF); 26157e252bfSMichael Neumann } 26257e252bfSMichael Neumann 26357e252bfSMichael Neumann int cypress_notify_smc_display_change(struct radeon_device *rdev, 26457e252bfSMichael Neumann bool has_display) 26557e252bfSMichael Neumann { 26657e252bfSMichael Neumann PPSMC_Msg msg = has_display ? 26757e252bfSMichael Neumann (PPSMC_Msg)PPSMC_MSG_HasDisplay : (PPSMC_Msg)PPSMC_MSG_NoDisplay; 26857e252bfSMichael Neumann 26957e252bfSMichael Neumann if (rv770_send_msg_to_smc(rdev, msg) != PPSMC_Result_OK) 27057e252bfSMichael Neumann return -EINVAL; 27157e252bfSMichael Neumann 27257e252bfSMichael Neumann return 0; 27357e252bfSMichael Neumann } 27457e252bfSMichael Neumann 27557e252bfSMichael Neumann void cypress_program_response_times(struct radeon_device *rdev) 27657e252bfSMichael Neumann { 27757e252bfSMichael Neumann u32 reference_clock; 27857e252bfSMichael Neumann u32 mclk_switch_limit; 27957e252bfSMichael Neumann 28057e252bfSMichael Neumann reference_clock = radeon_get_xclk(rdev); 28157e252bfSMichael Neumann mclk_switch_limit = (460 * reference_clock) / 100; 28257e252bfSMichael Neumann 28357e252bfSMichael Neumann rv770_write_smc_soft_register(rdev, 28457e252bfSMichael Neumann RV770_SMC_SOFT_REGISTER_mclk_switch_lim, 28557e252bfSMichael Neumann mclk_switch_limit); 28657e252bfSMichael Neumann 28757e252bfSMichael Neumann rv770_write_smc_soft_register(rdev, 28857e252bfSMichael Neumann RV770_SMC_SOFT_REGISTER_mvdd_chg_time, 1); 28957e252bfSMichael Neumann 29057e252bfSMichael Neumann rv770_write_smc_soft_register(rdev, 29157e252bfSMichael Neumann RV770_SMC_SOFT_REGISTER_mc_block_delay, 0xAA); 29257e252bfSMichael Neumann 29357e252bfSMichael Neumann rv770_program_response_times(rdev); 29457e252bfSMichael Neumann 29557e252bfSMichael Neumann if (ASIC_IS_LOMBOK(rdev)) 29657e252bfSMichael Neumann rv770_write_smc_soft_register(rdev, 29757e252bfSMichael Neumann RV770_SMC_SOFT_REGISTER_is_asic_lombok, 1); 29857e252bfSMichael Neumann 29957e252bfSMichael Neumann } 30057e252bfSMichael Neumann 30157e252bfSMichael Neumann static int cypress_pcie_performance_request(struct radeon_device *rdev, 30257e252bfSMichael Neumann u8 perf_req, bool advertise) 30357e252bfSMichael Neumann { 30457e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 30557e252bfSMichael Neumann u32 tmp; 30657e252bfSMichael Neumann 307*c4ef309bSzrj udelay(10); 30857e252bfSMichael Neumann tmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); 30957e252bfSMichael Neumann if ((perf_req == PCIE_PERF_REQ_PECI_GEN1) && (tmp & LC_CURRENT_DATA_RATE)) 31057e252bfSMichael Neumann return 0; 31157e252bfSMichael Neumann 31257e252bfSMichael Neumann #if defined(CONFIG_ACPI) 31357e252bfSMichael Neumann if ((perf_req == PCIE_PERF_REQ_PECI_GEN1) || 31457e252bfSMichael Neumann (perf_req == PCIE_PERF_REQ_PECI_GEN2)) { 31557e252bfSMichael Neumann eg_pi->pcie_performance_request_registered = true; 31657e252bfSMichael Neumann return radeon_acpi_pcie_performance_request(rdev, perf_req, advertise); 31757e252bfSMichael Neumann } else if ((perf_req == PCIE_PERF_REQ_REMOVE_REGISTRY) && 31857e252bfSMichael Neumann eg_pi->pcie_performance_request_registered) { 31957e252bfSMichael Neumann eg_pi->pcie_performance_request_registered = false; 32057e252bfSMichael Neumann return radeon_acpi_pcie_performance_request(rdev, perf_req, advertise); 32157e252bfSMichael Neumann } 32257e252bfSMichael Neumann #endif 32357e252bfSMichael Neumann 32457e252bfSMichael Neumann return 0; 32557e252bfSMichael Neumann } 32657e252bfSMichael Neumann 32757e252bfSMichael Neumann void cypress_advertise_gen2_capability(struct radeon_device *rdev) 32857e252bfSMichael Neumann { 32957e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 33057e252bfSMichael Neumann u32 tmp; 33157e252bfSMichael Neumann 33257e252bfSMichael Neumann #if defined(CONFIG_ACPI) 33357e252bfSMichael Neumann radeon_acpi_pcie_notify_device_ready(rdev); 33457e252bfSMichael Neumann #endif 33557e252bfSMichael Neumann 33657e252bfSMichael Neumann tmp = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); 33757e252bfSMichael Neumann 33857e252bfSMichael Neumann if ((tmp & LC_OTHER_SIDE_EVER_SENT_GEN2) && 33957e252bfSMichael Neumann (tmp & LC_OTHER_SIDE_SUPPORTS_GEN2)) 34057e252bfSMichael Neumann pi->pcie_gen2 = true; 34157e252bfSMichael Neumann else 34257e252bfSMichael Neumann pi->pcie_gen2 = false; 34357e252bfSMichael Neumann 34457e252bfSMichael Neumann if (!pi->pcie_gen2) 34557e252bfSMichael Neumann cypress_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, true); 34657e252bfSMichael Neumann 34757e252bfSMichael Neumann } 34857e252bfSMichael Neumann 34957e252bfSMichael Neumann static enum radeon_pcie_gen cypress_get_maximum_link_speed(struct radeon_ps *radeon_state) 35057e252bfSMichael Neumann { 35157e252bfSMichael Neumann struct rv7xx_ps *state = rv770_get_ps(radeon_state); 35257e252bfSMichael Neumann 35357e252bfSMichael Neumann if (state->high.flags & ATOM_PPLIB_R600_FLAGS_PCIEGEN2) 35457e252bfSMichael Neumann return 1; 35557e252bfSMichael Neumann return 0; 35657e252bfSMichael Neumann } 35757e252bfSMichael Neumann 35857e252bfSMichael Neumann void cypress_notify_link_speed_change_after_state_change(struct radeon_device *rdev, 35957e252bfSMichael Neumann struct radeon_ps *radeon_new_state, 36057e252bfSMichael Neumann struct radeon_ps *radeon_current_state) 36157e252bfSMichael Neumann { 36257e252bfSMichael Neumann enum radeon_pcie_gen pcie_link_speed_target = 36357e252bfSMichael Neumann cypress_get_maximum_link_speed(radeon_new_state); 36457e252bfSMichael Neumann enum radeon_pcie_gen pcie_link_speed_current = 36557e252bfSMichael Neumann cypress_get_maximum_link_speed(radeon_current_state); 36657e252bfSMichael Neumann u8 request; 36757e252bfSMichael Neumann 36857e252bfSMichael Neumann if (pcie_link_speed_target < pcie_link_speed_current) { 36957e252bfSMichael Neumann if (pcie_link_speed_target == RADEON_PCIE_GEN1) 37057e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN1; 37157e252bfSMichael Neumann else if (pcie_link_speed_target == RADEON_PCIE_GEN2) 37257e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN2; 37357e252bfSMichael Neumann else 37457e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN3; 37557e252bfSMichael Neumann 37657e252bfSMichael Neumann cypress_pcie_performance_request(rdev, request, false); 37757e252bfSMichael Neumann } 37857e252bfSMichael Neumann } 37957e252bfSMichael Neumann 38057e252bfSMichael Neumann void cypress_notify_link_speed_change_before_state_change(struct radeon_device *rdev, 38157e252bfSMichael Neumann struct radeon_ps *radeon_new_state, 38257e252bfSMichael Neumann struct radeon_ps *radeon_current_state) 38357e252bfSMichael Neumann { 38457e252bfSMichael Neumann enum radeon_pcie_gen pcie_link_speed_target = 38557e252bfSMichael Neumann cypress_get_maximum_link_speed(radeon_new_state); 38657e252bfSMichael Neumann enum radeon_pcie_gen pcie_link_speed_current = 38757e252bfSMichael Neumann cypress_get_maximum_link_speed(radeon_current_state); 38857e252bfSMichael Neumann u8 request; 38957e252bfSMichael Neumann 39057e252bfSMichael Neumann if (pcie_link_speed_target > pcie_link_speed_current) { 39157e252bfSMichael Neumann if (pcie_link_speed_target == RADEON_PCIE_GEN1) 39257e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN1; 39357e252bfSMichael Neumann else if (pcie_link_speed_target == RADEON_PCIE_GEN2) 39457e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN2; 39557e252bfSMichael Neumann else 39657e252bfSMichael Neumann request = PCIE_PERF_REQ_PECI_GEN3; 39757e252bfSMichael Neumann 39857e252bfSMichael Neumann cypress_pcie_performance_request(rdev, request, false); 39957e252bfSMichael Neumann } 40057e252bfSMichael Neumann } 40157e252bfSMichael Neumann 40257e252bfSMichael Neumann static int cypress_populate_voltage_value(struct radeon_device *rdev, 40357e252bfSMichael Neumann struct atom_voltage_table *table, 40457e252bfSMichael Neumann u16 value, RV770_SMC_VOLTAGE_VALUE *voltage) 40557e252bfSMichael Neumann { 40657e252bfSMichael Neumann unsigned int i; 40757e252bfSMichael Neumann 40857e252bfSMichael Neumann for (i = 0; i < table->count; i++) { 40957e252bfSMichael Neumann if (value <= table->entries[i].value) { 41057e252bfSMichael Neumann voltage->index = (u8)i; 41157e252bfSMichael Neumann voltage->value = cpu_to_be16(table->entries[i].value); 41257e252bfSMichael Neumann break; 41357e252bfSMichael Neumann } 41457e252bfSMichael Neumann } 41557e252bfSMichael Neumann 41657e252bfSMichael Neumann if (i == table->count) 41757e252bfSMichael Neumann return -EINVAL; 41857e252bfSMichael Neumann 41957e252bfSMichael Neumann return 0; 42057e252bfSMichael Neumann } 42157e252bfSMichael Neumann 42257e252bfSMichael Neumann u8 cypress_get_strobe_mode_settings(struct radeon_device *rdev, u32 mclk) 42357e252bfSMichael Neumann { 42457e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 42557e252bfSMichael Neumann u8 result = 0; 42657e252bfSMichael Neumann bool strobe_mode = false; 42757e252bfSMichael Neumann 42857e252bfSMichael Neumann if (pi->mem_gddr5) { 42957e252bfSMichael Neumann if (mclk <= pi->mclk_strobe_mode_threshold) 43057e252bfSMichael Neumann strobe_mode = true; 43157e252bfSMichael Neumann result = cypress_get_mclk_frequency_ratio(rdev, mclk, strobe_mode); 43257e252bfSMichael Neumann 43357e252bfSMichael Neumann if (strobe_mode) 43457e252bfSMichael Neumann result |= SMC_STROBE_ENABLE; 43557e252bfSMichael Neumann } 43657e252bfSMichael Neumann 43757e252bfSMichael Neumann return result; 43857e252bfSMichael Neumann } 43957e252bfSMichael Neumann 44057e252bfSMichael Neumann u32 cypress_map_clkf_to_ibias(struct radeon_device *rdev, u32 clkf) 44157e252bfSMichael Neumann { 44257e252bfSMichael Neumann u32 ref_clk = rdev->clock.mpll.reference_freq; 44357e252bfSMichael Neumann u32 vco = clkf * ref_clk; 44457e252bfSMichael Neumann 44557e252bfSMichael Neumann /* 100 Mhz ref clk */ 44657e252bfSMichael Neumann if (ref_clk == 10000) { 44757e252bfSMichael Neumann if (vco > 500000) 44857e252bfSMichael Neumann return 0xC6; 44957e252bfSMichael Neumann if (vco > 400000) 45057e252bfSMichael Neumann return 0x9D; 45157e252bfSMichael Neumann if (vco > 330000) 45257e252bfSMichael Neumann return 0x6C; 45357e252bfSMichael Neumann if (vco > 250000) 45457e252bfSMichael Neumann return 0x2B; 45557e252bfSMichael Neumann if (vco > 160000) 45657e252bfSMichael Neumann return 0x5B; 45757e252bfSMichael Neumann if (vco > 120000) 45857e252bfSMichael Neumann return 0x0A; 45957e252bfSMichael Neumann return 0x4B; 46057e252bfSMichael Neumann } 46157e252bfSMichael Neumann 46257e252bfSMichael Neumann /* 27 Mhz ref clk */ 46357e252bfSMichael Neumann if (vco > 250000) 46457e252bfSMichael Neumann return 0x8B; 46557e252bfSMichael Neumann if (vco > 200000) 46657e252bfSMichael Neumann return 0xCC; 46757e252bfSMichael Neumann if (vco > 150000) 46857e252bfSMichael Neumann return 0x9B; 46957e252bfSMichael Neumann return 0x6B; 47057e252bfSMichael Neumann } 47157e252bfSMichael Neumann 47257e252bfSMichael Neumann static int cypress_populate_mclk_value(struct radeon_device *rdev, 47357e252bfSMichael Neumann u32 engine_clock, u32 memory_clock, 47457e252bfSMichael Neumann RV7XX_SMC_MCLK_VALUE *mclk, 47557e252bfSMichael Neumann bool strobe_mode, bool dll_state_on) 47657e252bfSMichael Neumann { 47757e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 47857e252bfSMichael Neumann 47957e252bfSMichael Neumann u32 mpll_ad_func_cntl = 48057e252bfSMichael Neumann pi->clk_regs.rv770.mpll_ad_func_cntl; 48157e252bfSMichael Neumann u32 mpll_ad_func_cntl_2 = 48257e252bfSMichael Neumann pi->clk_regs.rv770.mpll_ad_func_cntl_2; 48357e252bfSMichael Neumann u32 mpll_dq_func_cntl = 48457e252bfSMichael Neumann pi->clk_regs.rv770.mpll_dq_func_cntl; 48557e252bfSMichael Neumann u32 mpll_dq_func_cntl_2 = 48657e252bfSMichael Neumann pi->clk_regs.rv770.mpll_dq_func_cntl_2; 48757e252bfSMichael Neumann u32 mclk_pwrmgt_cntl = 48857e252bfSMichael Neumann pi->clk_regs.rv770.mclk_pwrmgt_cntl; 48957e252bfSMichael Neumann u32 dll_cntl = 49057e252bfSMichael Neumann pi->clk_regs.rv770.dll_cntl; 49157e252bfSMichael Neumann u32 mpll_ss1 = pi->clk_regs.rv770.mpll_ss1; 49257e252bfSMichael Neumann u32 mpll_ss2 = pi->clk_regs.rv770.mpll_ss2; 49357e252bfSMichael Neumann struct atom_clock_dividers dividers; 49457e252bfSMichael Neumann u32 ibias; 49557e252bfSMichael Neumann u32 dll_speed; 49657e252bfSMichael Neumann int ret; 49757e252bfSMichael Neumann u32 mc_seq_misc7; 49857e252bfSMichael Neumann 49957e252bfSMichael Neumann ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_MEMORY_PLL_PARAM, 50057e252bfSMichael Neumann memory_clock, strobe_mode, ÷rs); 50157e252bfSMichael Neumann if (ret) 50257e252bfSMichael Neumann return ret; 50357e252bfSMichael Neumann 50457e252bfSMichael Neumann if (!strobe_mode) { 50557e252bfSMichael Neumann mc_seq_misc7 = RREG32(MC_SEQ_MISC7); 50657e252bfSMichael Neumann 50757e252bfSMichael Neumann if(mc_seq_misc7 & 0x8000000) 50857e252bfSMichael Neumann dividers.post_div = 1; 50957e252bfSMichael Neumann } 51057e252bfSMichael Neumann 51157e252bfSMichael Neumann ibias = cypress_map_clkf_to_ibias(rdev, dividers.whole_fb_div); 51257e252bfSMichael Neumann 51357e252bfSMichael Neumann mpll_ad_func_cntl &= ~(CLKR_MASK | 51457e252bfSMichael Neumann YCLK_POST_DIV_MASK | 51557e252bfSMichael Neumann CLKF_MASK | 51657e252bfSMichael Neumann CLKFRAC_MASK | 51757e252bfSMichael Neumann IBIAS_MASK); 51857e252bfSMichael Neumann mpll_ad_func_cntl |= CLKR(dividers.ref_div); 51957e252bfSMichael Neumann mpll_ad_func_cntl |= YCLK_POST_DIV(dividers.post_div); 52057e252bfSMichael Neumann mpll_ad_func_cntl |= CLKF(dividers.whole_fb_div); 52157e252bfSMichael Neumann mpll_ad_func_cntl |= CLKFRAC(dividers.frac_fb_div); 52257e252bfSMichael Neumann mpll_ad_func_cntl |= IBIAS(ibias); 52357e252bfSMichael Neumann 52457e252bfSMichael Neumann if (dividers.vco_mode) 52557e252bfSMichael Neumann mpll_ad_func_cntl_2 |= VCO_MODE; 52657e252bfSMichael Neumann else 52757e252bfSMichael Neumann mpll_ad_func_cntl_2 &= ~VCO_MODE; 52857e252bfSMichael Neumann 52957e252bfSMichael Neumann if (pi->mem_gddr5) { 53057e252bfSMichael Neumann mpll_dq_func_cntl &= ~(CLKR_MASK | 53157e252bfSMichael Neumann YCLK_POST_DIV_MASK | 53257e252bfSMichael Neumann CLKF_MASK | 53357e252bfSMichael Neumann CLKFRAC_MASK | 53457e252bfSMichael Neumann IBIAS_MASK); 53557e252bfSMichael Neumann mpll_dq_func_cntl |= CLKR(dividers.ref_div); 53657e252bfSMichael Neumann mpll_dq_func_cntl |= YCLK_POST_DIV(dividers.post_div); 53757e252bfSMichael Neumann mpll_dq_func_cntl |= CLKF(dividers.whole_fb_div); 53857e252bfSMichael Neumann mpll_dq_func_cntl |= CLKFRAC(dividers.frac_fb_div); 53957e252bfSMichael Neumann mpll_dq_func_cntl |= IBIAS(ibias); 54057e252bfSMichael Neumann 54157e252bfSMichael Neumann if (strobe_mode) 54257e252bfSMichael Neumann mpll_dq_func_cntl &= ~PDNB; 54357e252bfSMichael Neumann else 54457e252bfSMichael Neumann mpll_dq_func_cntl |= PDNB; 54557e252bfSMichael Neumann 54657e252bfSMichael Neumann if (dividers.vco_mode) 54757e252bfSMichael Neumann mpll_dq_func_cntl_2 |= VCO_MODE; 54857e252bfSMichael Neumann else 54957e252bfSMichael Neumann mpll_dq_func_cntl_2 &= ~VCO_MODE; 55057e252bfSMichael Neumann } 55157e252bfSMichael Neumann 55257e252bfSMichael Neumann if (pi->mclk_ss) { 55357e252bfSMichael Neumann struct radeon_atom_ss ss; 55457e252bfSMichael Neumann u32 vco_freq = memory_clock * dividers.post_div; 55557e252bfSMichael Neumann 55657e252bfSMichael Neumann if (radeon_atombios_get_asic_ss_info(rdev, &ss, 55757e252bfSMichael Neumann ASIC_INTERNAL_MEMORY_SS, vco_freq)) { 55857e252bfSMichael Neumann u32 reference_clock = rdev->clock.mpll.reference_freq; 55957e252bfSMichael Neumann u32 decoded_ref = rv740_get_decoded_reference_divider(dividers.ref_div); 56057e252bfSMichael Neumann u32 clk_s = reference_clock * 5 / (decoded_ref * ss.rate); 56157e252bfSMichael Neumann u32 clk_v = ss.percentage * 56257e252bfSMichael Neumann (0x4000 * dividers.whole_fb_div + 0x800 * dividers.frac_fb_div) / (clk_s * 625); 56357e252bfSMichael Neumann 56457e252bfSMichael Neumann mpll_ss1 &= ~CLKV_MASK; 56557e252bfSMichael Neumann mpll_ss1 |= CLKV(clk_v); 56657e252bfSMichael Neumann 56757e252bfSMichael Neumann mpll_ss2 &= ~CLKS_MASK; 56857e252bfSMichael Neumann mpll_ss2 |= CLKS(clk_s); 56957e252bfSMichael Neumann } 57057e252bfSMichael Neumann } 57157e252bfSMichael Neumann 57257e252bfSMichael Neumann dll_speed = rv740_get_dll_speed(pi->mem_gddr5, 57357e252bfSMichael Neumann memory_clock); 57457e252bfSMichael Neumann 57557e252bfSMichael Neumann mclk_pwrmgt_cntl &= ~DLL_SPEED_MASK; 57657e252bfSMichael Neumann mclk_pwrmgt_cntl |= DLL_SPEED(dll_speed); 57757e252bfSMichael Neumann if (dll_state_on) 57857e252bfSMichael Neumann mclk_pwrmgt_cntl |= (MRDCKA0_PDNB | 57957e252bfSMichael Neumann MRDCKA1_PDNB | 58057e252bfSMichael Neumann MRDCKB0_PDNB | 58157e252bfSMichael Neumann MRDCKB1_PDNB | 58257e252bfSMichael Neumann MRDCKC0_PDNB | 58357e252bfSMichael Neumann MRDCKC1_PDNB | 58457e252bfSMichael Neumann MRDCKD0_PDNB | 58557e252bfSMichael Neumann MRDCKD1_PDNB); 58657e252bfSMichael Neumann else 58757e252bfSMichael Neumann mclk_pwrmgt_cntl &= ~(MRDCKA0_PDNB | 58857e252bfSMichael Neumann MRDCKA1_PDNB | 58957e252bfSMichael Neumann MRDCKB0_PDNB | 59057e252bfSMichael Neumann MRDCKB1_PDNB | 59157e252bfSMichael Neumann MRDCKC0_PDNB | 59257e252bfSMichael Neumann MRDCKC1_PDNB | 59357e252bfSMichael Neumann MRDCKD0_PDNB | 59457e252bfSMichael Neumann MRDCKD1_PDNB); 59557e252bfSMichael Neumann 59657e252bfSMichael Neumann mclk->mclk770.mclk_value = cpu_to_be32(memory_clock); 59757e252bfSMichael Neumann mclk->mclk770.vMPLL_AD_FUNC_CNTL = cpu_to_be32(mpll_ad_func_cntl); 59857e252bfSMichael Neumann mclk->mclk770.vMPLL_AD_FUNC_CNTL_2 = cpu_to_be32(mpll_ad_func_cntl_2); 59957e252bfSMichael Neumann mclk->mclk770.vMPLL_DQ_FUNC_CNTL = cpu_to_be32(mpll_dq_func_cntl); 60057e252bfSMichael Neumann mclk->mclk770.vMPLL_DQ_FUNC_CNTL_2 = cpu_to_be32(mpll_dq_func_cntl_2); 60157e252bfSMichael Neumann mclk->mclk770.vMCLK_PWRMGT_CNTL = cpu_to_be32(mclk_pwrmgt_cntl); 60257e252bfSMichael Neumann mclk->mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl); 60357e252bfSMichael Neumann mclk->mclk770.vMPLL_SS = cpu_to_be32(mpll_ss1); 60457e252bfSMichael Neumann mclk->mclk770.vMPLL_SS2 = cpu_to_be32(mpll_ss2); 60557e252bfSMichael Neumann 60657e252bfSMichael Neumann return 0; 60757e252bfSMichael Neumann } 60857e252bfSMichael Neumann 60957e252bfSMichael Neumann u8 cypress_get_mclk_frequency_ratio(struct radeon_device *rdev, 61057e252bfSMichael Neumann u32 memory_clock, bool strobe_mode) 61157e252bfSMichael Neumann { 61257e252bfSMichael Neumann u8 mc_para_index; 61357e252bfSMichael Neumann 61457e252bfSMichael Neumann if (rdev->family >= CHIP_BARTS) { 61557e252bfSMichael Neumann if (strobe_mode) { 61657e252bfSMichael Neumann if (memory_clock < 10000) 61757e252bfSMichael Neumann mc_para_index = 0x00; 61857e252bfSMichael Neumann else if (memory_clock > 47500) 61957e252bfSMichael Neumann mc_para_index = 0x0f; 62057e252bfSMichael Neumann else 62157e252bfSMichael Neumann mc_para_index = (u8)((memory_clock - 10000) / 2500); 62257e252bfSMichael Neumann } else { 62357e252bfSMichael Neumann if (memory_clock < 65000) 62457e252bfSMichael Neumann mc_para_index = 0x00; 62557e252bfSMichael Neumann else if (memory_clock > 135000) 62657e252bfSMichael Neumann mc_para_index = 0x0f; 62757e252bfSMichael Neumann else 62857e252bfSMichael Neumann mc_para_index = (u8)((memory_clock - 60000) / 5000); 62957e252bfSMichael Neumann } 63057e252bfSMichael Neumann } else { 63157e252bfSMichael Neumann if (strobe_mode) { 63257e252bfSMichael Neumann if (memory_clock < 10000) 63357e252bfSMichael Neumann mc_para_index = 0x00; 63457e252bfSMichael Neumann else if (memory_clock > 47500) 63557e252bfSMichael Neumann mc_para_index = 0x0f; 63657e252bfSMichael Neumann else 63757e252bfSMichael Neumann mc_para_index = (u8)((memory_clock - 10000) / 2500); 63857e252bfSMichael Neumann } else { 63957e252bfSMichael Neumann if (memory_clock < 40000) 64057e252bfSMichael Neumann mc_para_index = 0x00; 64157e252bfSMichael Neumann else if (memory_clock > 115000) 64257e252bfSMichael Neumann mc_para_index = 0x0f; 64357e252bfSMichael Neumann else 64457e252bfSMichael Neumann mc_para_index = (u8)((memory_clock - 40000) / 5000); 64557e252bfSMichael Neumann } 64657e252bfSMichael Neumann } 64757e252bfSMichael Neumann return mc_para_index; 64857e252bfSMichael Neumann } 64957e252bfSMichael Neumann 65057e252bfSMichael Neumann static int cypress_populate_mvdd_value(struct radeon_device *rdev, 65157e252bfSMichael Neumann u32 mclk, 65257e252bfSMichael Neumann RV770_SMC_VOLTAGE_VALUE *voltage) 65357e252bfSMichael Neumann { 65457e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 65557e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 65657e252bfSMichael Neumann 65757e252bfSMichael Neumann if (!pi->mvdd_control) { 65857e252bfSMichael Neumann voltage->index = eg_pi->mvdd_high_index; 65957e252bfSMichael Neumann voltage->value = cpu_to_be16(MVDD_HIGH_VALUE); 66057e252bfSMichael Neumann return 0; 66157e252bfSMichael Neumann } 66257e252bfSMichael Neumann 66357e252bfSMichael Neumann if (mclk <= pi->mvdd_split_frequency) { 66457e252bfSMichael Neumann voltage->index = eg_pi->mvdd_low_index; 66557e252bfSMichael Neumann voltage->value = cpu_to_be16(MVDD_LOW_VALUE); 66657e252bfSMichael Neumann } else { 66757e252bfSMichael Neumann voltage->index = eg_pi->mvdd_high_index; 66857e252bfSMichael Neumann voltage->value = cpu_to_be16(MVDD_HIGH_VALUE); 66957e252bfSMichael Neumann } 67057e252bfSMichael Neumann 67157e252bfSMichael Neumann return 0; 67257e252bfSMichael Neumann } 67357e252bfSMichael Neumann 67457e252bfSMichael Neumann int cypress_convert_power_level_to_smc(struct radeon_device *rdev, 67557e252bfSMichael Neumann struct rv7xx_pl *pl, 67657e252bfSMichael Neumann RV770_SMC_HW_PERFORMANCE_LEVEL *level, 67757e252bfSMichael Neumann u8 watermark_level) 67857e252bfSMichael Neumann { 67957e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 68057e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 68157e252bfSMichael Neumann int ret; 68257e252bfSMichael Neumann bool dll_state_on; 68357e252bfSMichael Neumann 68457e252bfSMichael Neumann level->gen2PCIE = pi->pcie_gen2 ? 68557e252bfSMichael Neumann ((pl->flags & ATOM_PPLIB_R600_FLAGS_PCIEGEN2) ? 1 : 0) : 0; 68657e252bfSMichael Neumann level->gen2XSP = (pl->flags & ATOM_PPLIB_R600_FLAGS_PCIEGEN2) ? 1 : 0; 68757e252bfSMichael Neumann level->backbias = (pl->flags & ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE) ? 1 : 0; 68857e252bfSMichael Neumann level->displayWatermark = watermark_level; 68957e252bfSMichael Neumann 69057e252bfSMichael Neumann ret = rv740_populate_sclk_value(rdev, pl->sclk, &level->sclk); 69157e252bfSMichael Neumann if (ret) 69257e252bfSMichael Neumann return ret; 69357e252bfSMichael Neumann 69457e252bfSMichael Neumann level->mcFlags = 0; 69557e252bfSMichael Neumann if (pi->mclk_stutter_mode_threshold && 69657e252bfSMichael Neumann (pl->mclk <= pi->mclk_stutter_mode_threshold) && 69757e252bfSMichael Neumann !eg_pi->uvd_enabled) { 69857e252bfSMichael Neumann level->mcFlags |= SMC_MC_STUTTER_EN; 69957e252bfSMichael Neumann if (eg_pi->sclk_deep_sleep) 70057e252bfSMichael Neumann level->stateFlags |= PPSMC_STATEFLAG_AUTO_PULSE_SKIP; 70157e252bfSMichael Neumann else 70257e252bfSMichael Neumann level->stateFlags &= ~PPSMC_STATEFLAG_AUTO_PULSE_SKIP; 70357e252bfSMichael Neumann } 70457e252bfSMichael Neumann 70557e252bfSMichael Neumann if (pi->mem_gddr5) { 70657e252bfSMichael Neumann if (pl->mclk > pi->mclk_edc_enable_threshold) 70757e252bfSMichael Neumann level->mcFlags |= SMC_MC_EDC_RD_FLAG; 70857e252bfSMichael Neumann 70957e252bfSMichael Neumann if (pl->mclk > eg_pi->mclk_edc_wr_enable_threshold) 71057e252bfSMichael Neumann level->mcFlags |= SMC_MC_EDC_WR_FLAG; 71157e252bfSMichael Neumann 71257e252bfSMichael Neumann level->strobeMode = cypress_get_strobe_mode_settings(rdev, pl->mclk); 71357e252bfSMichael Neumann 71457e252bfSMichael Neumann if (level->strobeMode & SMC_STROBE_ENABLE) { 71557e252bfSMichael Neumann if (cypress_get_mclk_frequency_ratio(rdev, pl->mclk, true) >= 71657e252bfSMichael Neumann ((RREG32(MC_SEQ_MISC7) >> 16) & 0xf)) 71757e252bfSMichael Neumann dll_state_on = ((RREG32(MC_SEQ_MISC5) >> 1) & 0x1) ? true : false; 71857e252bfSMichael Neumann else 71957e252bfSMichael Neumann dll_state_on = ((RREG32(MC_SEQ_MISC6) >> 1) & 0x1) ? true : false; 72057e252bfSMichael Neumann } else 72157e252bfSMichael Neumann dll_state_on = eg_pi->dll_default_on; 72257e252bfSMichael Neumann 72357e252bfSMichael Neumann ret = cypress_populate_mclk_value(rdev, 72457e252bfSMichael Neumann pl->sclk, 72557e252bfSMichael Neumann pl->mclk, 72657e252bfSMichael Neumann &level->mclk, 72757e252bfSMichael Neumann (level->strobeMode & SMC_STROBE_ENABLE) != 0, 72857e252bfSMichael Neumann dll_state_on); 72957e252bfSMichael Neumann } else { 73057e252bfSMichael Neumann ret = cypress_populate_mclk_value(rdev, 73157e252bfSMichael Neumann pl->sclk, 73257e252bfSMichael Neumann pl->mclk, 73357e252bfSMichael Neumann &level->mclk, 73457e252bfSMichael Neumann true, 73557e252bfSMichael Neumann true); 73657e252bfSMichael Neumann } 73757e252bfSMichael Neumann if (ret) 73857e252bfSMichael Neumann return ret; 73957e252bfSMichael Neumann 74057e252bfSMichael Neumann ret = cypress_populate_voltage_value(rdev, 74157e252bfSMichael Neumann &eg_pi->vddc_voltage_table, 74257e252bfSMichael Neumann pl->vddc, 74357e252bfSMichael Neumann &level->vddc); 74457e252bfSMichael Neumann if (ret) 74557e252bfSMichael Neumann return ret; 74657e252bfSMichael Neumann 74757e252bfSMichael Neumann if (eg_pi->vddci_control) { 74857e252bfSMichael Neumann ret = cypress_populate_voltage_value(rdev, 74957e252bfSMichael Neumann &eg_pi->vddci_voltage_table, 75057e252bfSMichael Neumann pl->vddci, 75157e252bfSMichael Neumann &level->vddci); 75257e252bfSMichael Neumann if (ret) 75357e252bfSMichael Neumann return ret; 75457e252bfSMichael Neumann } 75557e252bfSMichael Neumann 75657e252bfSMichael Neumann ret = cypress_populate_mvdd_value(rdev, pl->mclk, &level->mvdd); 75757e252bfSMichael Neumann 75857e252bfSMichael Neumann return ret; 75957e252bfSMichael Neumann } 76057e252bfSMichael Neumann 76157e252bfSMichael Neumann static int cypress_convert_power_state_to_smc(struct radeon_device *rdev, 76257e252bfSMichael Neumann struct radeon_ps *radeon_state, 76357e252bfSMichael Neumann RV770_SMC_SWSTATE *smc_state) 76457e252bfSMichael Neumann { 76557e252bfSMichael Neumann struct rv7xx_ps *state = rv770_get_ps(radeon_state); 76657e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 76757e252bfSMichael Neumann int ret; 76857e252bfSMichael Neumann 76957e252bfSMichael Neumann if (!(radeon_state->caps & ATOM_PPLIB_DISALLOW_ON_DC)) 77057e252bfSMichael Neumann smc_state->flags |= PPSMC_SWSTATE_FLAG_DC; 77157e252bfSMichael Neumann 77257e252bfSMichael Neumann ret = cypress_convert_power_level_to_smc(rdev, 77357e252bfSMichael Neumann &state->low, 77457e252bfSMichael Neumann &smc_state->levels[0], 77557e252bfSMichael Neumann PPSMC_DISPLAY_WATERMARK_LOW); 77657e252bfSMichael Neumann if (ret) 77757e252bfSMichael Neumann return ret; 77857e252bfSMichael Neumann 77957e252bfSMichael Neumann ret = cypress_convert_power_level_to_smc(rdev, 78057e252bfSMichael Neumann &state->medium, 78157e252bfSMichael Neumann &smc_state->levels[1], 78257e252bfSMichael Neumann PPSMC_DISPLAY_WATERMARK_LOW); 78357e252bfSMichael Neumann if (ret) 78457e252bfSMichael Neumann return ret; 78557e252bfSMichael Neumann 78657e252bfSMichael Neumann ret = cypress_convert_power_level_to_smc(rdev, 78757e252bfSMichael Neumann &state->high, 78857e252bfSMichael Neumann &smc_state->levels[2], 78957e252bfSMichael Neumann PPSMC_DISPLAY_WATERMARK_HIGH); 79057e252bfSMichael Neumann if (ret) 79157e252bfSMichael Neumann return ret; 79257e252bfSMichael Neumann 79357e252bfSMichael Neumann smc_state->levels[0].arbValue = MC_CG_ARB_FREQ_F1; 79457e252bfSMichael Neumann smc_state->levels[1].arbValue = MC_CG_ARB_FREQ_F2; 79557e252bfSMichael Neumann smc_state->levels[2].arbValue = MC_CG_ARB_FREQ_F3; 79657e252bfSMichael Neumann 79757e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) { 79857e252bfSMichael Neumann smc_state->levels[0].ACIndex = 2; 79957e252bfSMichael Neumann smc_state->levels[1].ACIndex = 3; 80057e252bfSMichael Neumann smc_state->levels[2].ACIndex = 4; 80157e252bfSMichael Neumann } else { 80257e252bfSMichael Neumann smc_state->levels[0].ACIndex = 0; 80357e252bfSMichael Neumann smc_state->levels[1].ACIndex = 0; 80457e252bfSMichael Neumann smc_state->levels[2].ACIndex = 0; 80557e252bfSMichael Neumann } 80657e252bfSMichael Neumann 80757e252bfSMichael Neumann rv770_populate_smc_sp(rdev, radeon_state, smc_state); 80857e252bfSMichael Neumann 80957e252bfSMichael Neumann return rv770_populate_smc_t(rdev, radeon_state, smc_state); 81057e252bfSMichael Neumann } 81157e252bfSMichael Neumann 81257e252bfSMichael Neumann static void cypress_convert_mc_registers(struct evergreen_mc_reg_entry *entry, 81357e252bfSMichael Neumann SMC_Evergreen_MCRegisterSet *data, 81457e252bfSMichael Neumann u32 num_entries, u32 valid_flag) 81557e252bfSMichael Neumann { 81657e252bfSMichael Neumann u32 i, j; 81757e252bfSMichael Neumann 81857e252bfSMichael Neumann for (i = 0, j = 0; j < num_entries; j++) { 81957e252bfSMichael Neumann if (valid_flag & (1 << j)) { 82057e252bfSMichael Neumann data->value[i] = cpu_to_be32(entry->mc_data[j]); 82157e252bfSMichael Neumann i++; 82257e252bfSMichael Neumann } 82357e252bfSMichael Neumann } 82457e252bfSMichael Neumann } 82557e252bfSMichael Neumann 82657e252bfSMichael Neumann static void cypress_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev, 82757e252bfSMichael Neumann struct rv7xx_pl *pl, 82857e252bfSMichael Neumann SMC_Evergreen_MCRegisterSet *mc_reg_table_data) 82957e252bfSMichael Neumann { 83057e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 83157e252bfSMichael Neumann u32 i = 0; 83257e252bfSMichael Neumann 83357e252bfSMichael Neumann for (i = 0; i < eg_pi->mc_reg_table.num_entries; i++) { 83457e252bfSMichael Neumann if (pl->mclk <= 83557e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_table_entry[i].mclk_max) 83657e252bfSMichael Neumann break; 83757e252bfSMichael Neumann } 83857e252bfSMichael Neumann 83957e252bfSMichael Neumann if ((i == eg_pi->mc_reg_table.num_entries) && (i > 0)) 84057e252bfSMichael Neumann --i; 84157e252bfSMichael Neumann 84257e252bfSMichael Neumann cypress_convert_mc_registers(&eg_pi->mc_reg_table.mc_reg_table_entry[i], 84357e252bfSMichael Neumann mc_reg_table_data, 84457e252bfSMichael Neumann eg_pi->mc_reg_table.last, 84557e252bfSMichael Neumann eg_pi->mc_reg_table.valid_flag); 84657e252bfSMichael Neumann } 84757e252bfSMichael Neumann 84857e252bfSMichael Neumann static void cypress_convert_mc_reg_table_to_smc(struct radeon_device *rdev, 84957e252bfSMichael Neumann struct radeon_ps *radeon_state, 85057e252bfSMichael Neumann SMC_Evergreen_MCRegisters *mc_reg_table) 85157e252bfSMichael Neumann { 85257e252bfSMichael Neumann struct rv7xx_ps *state = rv770_get_ps(radeon_state); 85357e252bfSMichael Neumann 85457e252bfSMichael Neumann cypress_convert_mc_reg_table_entry_to_smc(rdev, 85557e252bfSMichael Neumann &state->low, 85657e252bfSMichael Neumann &mc_reg_table->data[2]); 85757e252bfSMichael Neumann cypress_convert_mc_reg_table_entry_to_smc(rdev, 85857e252bfSMichael Neumann &state->medium, 85957e252bfSMichael Neumann &mc_reg_table->data[3]); 86057e252bfSMichael Neumann cypress_convert_mc_reg_table_entry_to_smc(rdev, 86157e252bfSMichael Neumann &state->high, 86257e252bfSMichael Neumann &mc_reg_table->data[4]); 86357e252bfSMichael Neumann } 86457e252bfSMichael Neumann 86557e252bfSMichael Neumann int cypress_upload_sw_state(struct radeon_device *rdev, 86657e252bfSMichael Neumann struct radeon_ps *radeon_new_state) 86757e252bfSMichael Neumann { 86857e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 86957e252bfSMichael Neumann u16 address = pi->state_table_start + 87057e252bfSMichael Neumann offsetof(RV770_SMC_STATETABLE, driverState); 87157e252bfSMichael Neumann RV770_SMC_SWSTATE state = { 0 }; 87257e252bfSMichael Neumann int ret; 87357e252bfSMichael Neumann 87457e252bfSMichael Neumann ret = cypress_convert_power_state_to_smc(rdev, radeon_new_state, &state); 87557e252bfSMichael Neumann if (ret) 87657e252bfSMichael Neumann return ret; 87757e252bfSMichael Neumann 87857e252bfSMichael Neumann return rv770_copy_bytes_to_smc(rdev, address, (u8 *)&state, 87957e252bfSMichael Neumann sizeof(RV770_SMC_SWSTATE), 88057e252bfSMichael Neumann pi->sram_end); 88157e252bfSMichael Neumann } 88257e252bfSMichael Neumann 88357e252bfSMichael Neumann int cypress_upload_mc_reg_table(struct radeon_device *rdev, 88457e252bfSMichael Neumann struct radeon_ps *radeon_new_state) 88557e252bfSMichael Neumann { 88657e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 88757e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 88857e252bfSMichael Neumann SMC_Evergreen_MCRegisters mc_reg_table = { 0 }; 88957e252bfSMichael Neumann u16 address; 89057e252bfSMichael Neumann 89157e252bfSMichael Neumann cypress_convert_mc_reg_table_to_smc(rdev, radeon_new_state, &mc_reg_table); 89257e252bfSMichael Neumann 89357e252bfSMichael Neumann address = eg_pi->mc_reg_table_start + 89457e252bfSMichael Neumann (u16)offsetof(SMC_Evergreen_MCRegisters, data[2]); 89557e252bfSMichael Neumann 89657e252bfSMichael Neumann return rv770_copy_bytes_to_smc(rdev, address, 89757e252bfSMichael Neumann (u8 *)&mc_reg_table.data[2], 89857e252bfSMichael Neumann sizeof(SMC_Evergreen_MCRegisterSet) * 3, 89957e252bfSMichael Neumann pi->sram_end); 90057e252bfSMichael Neumann } 90157e252bfSMichael Neumann 90257e252bfSMichael Neumann u32 cypress_calculate_burst_time(struct radeon_device *rdev, 90357e252bfSMichael Neumann u32 engine_clock, u32 memory_clock) 90457e252bfSMichael Neumann { 90557e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 90657e252bfSMichael Neumann u32 multiplier = pi->mem_gddr5 ? 1 : 2; 90757e252bfSMichael Neumann u32 result = (4 * multiplier * engine_clock) / (memory_clock / 2); 90857e252bfSMichael Neumann u32 burst_time; 90957e252bfSMichael Neumann 91057e252bfSMichael Neumann if (result <= 4) 91157e252bfSMichael Neumann burst_time = 0; 91257e252bfSMichael Neumann else if (result < 8) 91357e252bfSMichael Neumann burst_time = result - 4; 91457e252bfSMichael Neumann else { 91557e252bfSMichael Neumann burst_time = result / 2 ; 91657e252bfSMichael Neumann if (burst_time > 18) 91757e252bfSMichael Neumann burst_time = 18; 91857e252bfSMichael Neumann } 91957e252bfSMichael Neumann 92057e252bfSMichael Neumann return burst_time; 92157e252bfSMichael Neumann } 92257e252bfSMichael Neumann 92357e252bfSMichael Neumann void cypress_program_memory_timing_parameters(struct radeon_device *rdev, 92457e252bfSMichael Neumann struct radeon_ps *radeon_new_state) 92557e252bfSMichael Neumann { 92657e252bfSMichael Neumann struct rv7xx_ps *new_state = rv770_get_ps(radeon_new_state); 92757e252bfSMichael Neumann u32 mc_arb_burst_time = RREG32(MC_ARB_BURST_TIME); 92857e252bfSMichael Neumann 92957e252bfSMichael Neumann mc_arb_burst_time &= ~(STATE1_MASK | STATE2_MASK | STATE3_MASK); 93057e252bfSMichael Neumann 93157e252bfSMichael Neumann mc_arb_burst_time |= STATE1(cypress_calculate_burst_time(rdev, 93257e252bfSMichael Neumann new_state->low.sclk, 93357e252bfSMichael Neumann new_state->low.mclk)); 93457e252bfSMichael Neumann mc_arb_burst_time |= STATE2(cypress_calculate_burst_time(rdev, 93557e252bfSMichael Neumann new_state->medium.sclk, 93657e252bfSMichael Neumann new_state->medium.mclk)); 93757e252bfSMichael Neumann mc_arb_burst_time |= STATE3(cypress_calculate_burst_time(rdev, 93857e252bfSMichael Neumann new_state->high.sclk, 93957e252bfSMichael Neumann new_state->high.mclk)); 94057e252bfSMichael Neumann 94157e252bfSMichael Neumann rv730_program_memory_timing_parameters(rdev, radeon_new_state); 94257e252bfSMichael Neumann 94357e252bfSMichael Neumann WREG32(MC_ARB_BURST_TIME, mc_arb_burst_time); 94457e252bfSMichael Neumann } 94557e252bfSMichael Neumann 94657e252bfSMichael Neumann static void cypress_populate_mc_reg_addresses(struct radeon_device *rdev, 94757e252bfSMichael Neumann SMC_Evergreen_MCRegisters *mc_reg_table) 94857e252bfSMichael Neumann { 94957e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 95057e252bfSMichael Neumann u32 i, j; 95157e252bfSMichael Neumann 95257e252bfSMichael Neumann for (i = 0, j = 0; j < eg_pi->mc_reg_table.last; j++) { 95357e252bfSMichael Neumann if (eg_pi->mc_reg_table.valid_flag & (1 << j)) { 95457e252bfSMichael Neumann mc_reg_table->address[i].s0 = 95557e252bfSMichael Neumann cpu_to_be16(eg_pi->mc_reg_table.mc_reg_address[j].s0); 95657e252bfSMichael Neumann mc_reg_table->address[i].s1 = 95757e252bfSMichael Neumann cpu_to_be16(eg_pi->mc_reg_table.mc_reg_address[j].s1); 95857e252bfSMichael Neumann i++; 95957e252bfSMichael Neumann } 96057e252bfSMichael Neumann } 96157e252bfSMichael Neumann 96257e252bfSMichael Neumann mc_reg_table->last = (u8)i; 96357e252bfSMichael Neumann } 96457e252bfSMichael Neumann 96557e252bfSMichael Neumann static void cypress_set_mc_reg_address_table(struct radeon_device *rdev) 96657e252bfSMichael Neumann { 96757e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 96857e252bfSMichael Neumann u32 i = 0; 96957e252bfSMichael Neumann 97057e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RAS_TIMING_LP >> 2; 97157e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RAS_TIMING >> 2; 97257e252bfSMichael Neumann i++; 97357e252bfSMichael Neumann 97457e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_CAS_TIMING_LP >> 2; 97557e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_CAS_TIMING >> 2; 97657e252bfSMichael Neumann i++; 97757e252bfSMichael Neumann 97857e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC_TIMING_LP >> 2; 97957e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC_TIMING >> 2; 98057e252bfSMichael Neumann i++; 98157e252bfSMichael Neumann 98257e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC_TIMING2_LP >> 2; 98357e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC_TIMING2 >> 2; 98457e252bfSMichael Neumann i++; 98557e252bfSMichael Neumann 98657e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RD_CTL_D0_LP >> 2; 98757e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RD_CTL_D0 >> 2; 98857e252bfSMichael Neumann i++; 98957e252bfSMichael Neumann 99057e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RD_CTL_D1_LP >> 2; 99157e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RD_CTL_D1 >> 2; 99257e252bfSMichael Neumann i++; 99357e252bfSMichael Neumann 99457e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_WR_CTL_D0_LP >> 2; 99557e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_WR_CTL_D0 >> 2; 99657e252bfSMichael Neumann i++; 99757e252bfSMichael Neumann 99857e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_WR_CTL_D1_LP >> 2; 99957e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_WR_CTL_D1 >> 2; 100057e252bfSMichael Neumann i++; 100157e252bfSMichael Neumann 100257e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2; 100357e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_PMG_CMD_EMRS >> 2; 100457e252bfSMichael Neumann i++; 100557e252bfSMichael Neumann 100657e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2; 100757e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_PMG_CMD_MRS >> 2; 100857e252bfSMichael Neumann i++; 100957e252bfSMichael Neumann 101057e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; 101157e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_PMG_CMD_MRS1 >> 2; 101257e252bfSMichael Neumann i++; 101357e252bfSMichael Neumann 101457e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC1 >> 2; 101557e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC1 >> 2; 101657e252bfSMichael Neumann i++; 101757e252bfSMichael Neumann 101857e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RESERVE_M >> 2; 101957e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RESERVE_M >> 2; 102057e252bfSMichael Neumann i++; 102157e252bfSMichael Neumann 102257e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC3 >> 2; 102357e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC3 >> 2; 102457e252bfSMichael Neumann i++; 102557e252bfSMichael Neumann 102657e252bfSMichael Neumann eg_pi->mc_reg_table.last = (u8)i; 102757e252bfSMichael Neumann } 102857e252bfSMichael Neumann 102957e252bfSMichael Neumann static void cypress_retrieve_ac_timing_for_one_entry(struct radeon_device *rdev, 103057e252bfSMichael Neumann struct evergreen_mc_reg_entry *entry) 103157e252bfSMichael Neumann { 103257e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 103357e252bfSMichael Neumann u32 i; 103457e252bfSMichael Neumann 103557e252bfSMichael Neumann for (i = 0; i < eg_pi->mc_reg_table.last; i++) 103657e252bfSMichael Neumann entry->mc_data[i] = 103757e252bfSMichael Neumann RREG32(eg_pi->mc_reg_table.mc_reg_address[i].s1 << 2); 103857e252bfSMichael Neumann 103957e252bfSMichael Neumann } 104057e252bfSMichael Neumann 104157e252bfSMichael Neumann static void cypress_retrieve_ac_timing_for_all_ranges(struct radeon_device *rdev, 104257e252bfSMichael Neumann struct atom_memory_clock_range_table *range_table) 104357e252bfSMichael Neumann { 104457e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 104557e252bfSMichael Neumann u32 i, j; 104657e252bfSMichael Neumann 104757e252bfSMichael Neumann for (i = 0; i < range_table->num_entries; i++) { 104857e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_table_entry[i].mclk_max = 104957e252bfSMichael Neumann range_table->mclk[i]; 105057e252bfSMichael Neumann radeon_atom_set_ac_timing(rdev, range_table->mclk[i]); 105157e252bfSMichael Neumann cypress_retrieve_ac_timing_for_one_entry(rdev, 105257e252bfSMichael Neumann &eg_pi->mc_reg_table.mc_reg_table_entry[i]); 105357e252bfSMichael Neumann } 105457e252bfSMichael Neumann 105557e252bfSMichael Neumann eg_pi->mc_reg_table.num_entries = range_table->num_entries; 105657e252bfSMichael Neumann eg_pi->mc_reg_table.valid_flag = 0; 105757e252bfSMichael Neumann 105857e252bfSMichael Neumann for (i = 0; i < eg_pi->mc_reg_table.last; i++) { 105957e252bfSMichael Neumann for (j = 1; j < range_table->num_entries; j++) { 106057e252bfSMichael Neumann if (eg_pi->mc_reg_table.mc_reg_table_entry[j-1].mc_data[i] != 106157e252bfSMichael Neumann eg_pi->mc_reg_table.mc_reg_table_entry[j].mc_data[i]) { 106257e252bfSMichael Neumann eg_pi->mc_reg_table.valid_flag |= (1 << i); 106357e252bfSMichael Neumann break; 106457e252bfSMichael Neumann } 106557e252bfSMichael Neumann } 106657e252bfSMichael Neumann } 106757e252bfSMichael Neumann } 106857e252bfSMichael Neumann 106957e252bfSMichael Neumann static int cypress_initialize_mc_reg_table(struct radeon_device *rdev) 107057e252bfSMichael Neumann { 107157e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 107257e252bfSMichael Neumann u8 module_index = rv770_get_memory_module_index(rdev); 107357e252bfSMichael Neumann struct atom_memory_clock_range_table range_table = { 0 }; 107457e252bfSMichael Neumann int ret; 107557e252bfSMichael Neumann 107657e252bfSMichael Neumann ret = radeon_atom_get_mclk_range_table(rdev, 107757e252bfSMichael Neumann pi->mem_gddr5, 107857e252bfSMichael Neumann module_index, &range_table); 107957e252bfSMichael Neumann if (ret) 108057e252bfSMichael Neumann return ret; 108157e252bfSMichael Neumann 108257e252bfSMichael Neumann cypress_retrieve_ac_timing_for_all_ranges(rdev, &range_table); 108357e252bfSMichael Neumann 108457e252bfSMichael Neumann return 0; 108557e252bfSMichael Neumann } 108657e252bfSMichael Neumann 108757e252bfSMichael Neumann static void cypress_wait_for_mc_sequencer(struct radeon_device *rdev, u8 value) 108857e252bfSMichael Neumann { 108957e252bfSMichael Neumann u32 i, j; 109057e252bfSMichael Neumann u32 channels = 2; 109157e252bfSMichael Neumann 109257e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 109357e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK)) 109457e252bfSMichael Neumann channels = 4; 109557e252bfSMichael Neumann else if (rdev->family == CHIP_CEDAR) 109657e252bfSMichael Neumann channels = 1; 109757e252bfSMichael Neumann 109857e252bfSMichael Neumann for (i = 0; i < channels; i++) { 109957e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 110057e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK)) { 110157e252bfSMichael Neumann WREG32_P(MC_CONFIG_MCD, MC_RD_ENABLE_MCD(i), ~MC_RD_ENABLE_MCD_MASK); 110257e252bfSMichael Neumann WREG32_P(MC_CG_CONFIG_MCD, MC_RD_ENABLE_MCD(i), ~MC_RD_ENABLE_MCD_MASK); 110357e252bfSMichael Neumann } else { 110457e252bfSMichael Neumann WREG32_P(MC_CONFIG, MC_RD_ENABLE(i), ~MC_RD_ENABLE_MASK); 110557e252bfSMichael Neumann WREG32_P(MC_CG_CONFIG, MC_RD_ENABLE(i), ~MC_RD_ENABLE_MASK); 110657e252bfSMichael Neumann } 110757e252bfSMichael Neumann for (j = 0; j < rdev->usec_timeout; j++) { 110857e252bfSMichael Neumann if (((RREG32(MC_SEQ_CG) & CG_SEQ_RESP_MASK) >> CG_SEQ_RESP_SHIFT) == value) 110957e252bfSMichael Neumann break; 1110*c4ef309bSzrj udelay(1); 111157e252bfSMichael Neumann } 111257e252bfSMichael Neumann } 111357e252bfSMichael Neumann } 111457e252bfSMichael Neumann 111557e252bfSMichael Neumann static void cypress_force_mc_use_s1(struct radeon_device *rdev, 111657e252bfSMichael Neumann struct radeon_ps *radeon_boot_state) 111757e252bfSMichael Neumann { 111857e252bfSMichael Neumann struct rv7xx_ps *boot_state = rv770_get_ps(radeon_boot_state); 111957e252bfSMichael Neumann u32 strobe_mode; 112057e252bfSMichael Neumann u32 mc_seq_cg; 112157e252bfSMichael Neumann int i; 112257e252bfSMichael Neumann 112357e252bfSMichael Neumann if (RREG32(MC_SEQ_STATUS_M) & PMG_PWRSTATE) 112457e252bfSMichael Neumann return; 112557e252bfSMichael Neumann 112657e252bfSMichael Neumann radeon_atom_set_ac_timing(rdev, boot_state->low.mclk); 112757e252bfSMichael Neumann radeon_mc_wait_for_idle(rdev); 112857e252bfSMichael Neumann 112957e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 113057e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK)) { 113157e252bfSMichael Neumann WREG32(MC_CONFIG_MCD, 0xf); 113257e252bfSMichael Neumann WREG32(MC_CG_CONFIG_MCD, 0xf); 113357e252bfSMichael Neumann } else { 113457e252bfSMichael Neumann WREG32(MC_CONFIG, 0xf); 113557e252bfSMichael Neumann WREG32(MC_CG_CONFIG, 0xf); 113657e252bfSMichael Neumann } 113757e252bfSMichael Neumann 113857e252bfSMichael Neumann for (i = 0; i < rdev->num_crtc; i++) 113957e252bfSMichael Neumann radeon_wait_for_vblank(rdev, i); 114057e252bfSMichael Neumann 114157e252bfSMichael Neumann WREG32(MC_SEQ_CG, MC_CG_SEQ_YCLK_SUSPEND); 114257e252bfSMichael Neumann cypress_wait_for_mc_sequencer(rdev, MC_CG_SEQ_YCLK_SUSPEND); 114357e252bfSMichael Neumann 114457e252bfSMichael Neumann strobe_mode = cypress_get_strobe_mode_settings(rdev, 114557e252bfSMichael Neumann boot_state->low.mclk); 114657e252bfSMichael Neumann 114757e252bfSMichael Neumann mc_seq_cg = CG_SEQ_REQ(MC_CG_SEQ_DRAMCONF_S1); 114857e252bfSMichael Neumann mc_seq_cg |= SEQ_CG_RESP(strobe_mode); 114957e252bfSMichael Neumann WREG32(MC_SEQ_CG, mc_seq_cg); 115057e252bfSMichael Neumann 115157e252bfSMichael Neumann for (i = 0; i < rdev->usec_timeout; i++) { 115257e252bfSMichael Neumann if (RREG32(MC_SEQ_STATUS_M) & PMG_PWRSTATE) 115357e252bfSMichael Neumann break; 1154*c4ef309bSzrj udelay(1); 115557e252bfSMichael Neumann } 115657e252bfSMichael Neumann 115757e252bfSMichael Neumann mc_seq_cg &= ~CG_SEQ_REQ_MASK; 115857e252bfSMichael Neumann mc_seq_cg |= CG_SEQ_REQ(MC_CG_SEQ_YCLK_RESUME); 115957e252bfSMichael Neumann WREG32(MC_SEQ_CG, mc_seq_cg); 116057e252bfSMichael Neumann 116157e252bfSMichael Neumann cypress_wait_for_mc_sequencer(rdev, MC_CG_SEQ_YCLK_RESUME); 116257e252bfSMichael Neumann } 116357e252bfSMichael Neumann 116457e252bfSMichael Neumann static void cypress_copy_ac_timing_from_s1_to_s0(struct radeon_device *rdev) 116557e252bfSMichael Neumann { 116657e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 116757e252bfSMichael Neumann u32 value; 116857e252bfSMichael Neumann u32 i; 116957e252bfSMichael Neumann 117057e252bfSMichael Neumann for (i = 0; i < eg_pi->mc_reg_table.last; i++) { 117157e252bfSMichael Neumann value = RREG32(eg_pi->mc_reg_table.mc_reg_address[i].s1 << 2); 117257e252bfSMichael Neumann WREG32(eg_pi->mc_reg_table.mc_reg_address[i].s0 << 2, value); 117357e252bfSMichael Neumann } 117457e252bfSMichael Neumann } 117557e252bfSMichael Neumann 117657e252bfSMichael Neumann static void cypress_force_mc_use_s0(struct radeon_device *rdev, 117757e252bfSMichael Neumann struct radeon_ps *radeon_boot_state) 117857e252bfSMichael Neumann { 117957e252bfSMichael Neumann struct rv7xx_ps *boot_state = rv770_get_ps(radeon_boot_state); 118057e252bfSMichael Neumann u32 strobe_mode; 118157e252bfSMichael Neumann u32 mc_seq_cg; 118257e252bfSMichael Neumann int i; 118357e252bfSMichael Neumann 118457e252bfSMichael Neumann cypress_copy_ac_timing_from_s1_to_s0(rdev); 118557e252bfSMichael Neumann radeon_mc_wait_for_idle(rdev); 118657e252bfSMichael Neumann 118757e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 118857e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK)) { 118957e252bfSMichael Neumann WREG32(MC_CONFIG_MCD, 0xf); 119057e252bfSMichael Neumann WREG32(MC_CG_CONFIG_MCD, 0xf); 119157e252bfSMichael Neumann } else { 119257e252bfSMichael Neumann WREG32(MC_CONFIG, 0xf); 119357e252bfSMichael Neumann WREG32(MC_CG_CONFIG, 0xf); 119457e252bfSMichael Neumann } 119557e252bfSMichael Neumann 119657e252bfSMichael Neumann for (i = 0; i < rdev->num_crtc; i++) 119757e252bfSMichael Neumann radeon_wait_for_vblank(rdev, i); 119857e252bfSMichael Neumann 119957e252bfSMichael Neumann WREG32(MC_SEQ_CG, MC_CG_SEQ_YCLK_SUSPEND); 120057e252bfSMichael Neumann cypress_wait_for_mc_sequencer(rdev, MC_CG_SEQ_YCLK_SUSPEND); 120157e252bfSMichael Neumann 120257e252bfSMichael Neumann strobe_mode = cypress_get_strobe_mode_settings(rdev, 120357e252bfSMichael Neumann boot_state->low.mclk); 120457e252bfSMichael Neumann 120557e252bfSMichael Neumann mc_seq_cg = CG_SEQ_REQ(MC_CG_SEQ_DRAMCONF_S0); 120657e252bfSMichael Neumann mc_seq_cg |= SEQ_CG_RESP(strobe_mode); 120757e252bfSMichael Neumann WREG32(MC_SEQ_CG, mc_seq_cg); 120857e252bfSMichael Neumann 120957e252bfSMichael Neumann for (i = 0; i < rdev->usec_timeout; i++) { 121057e252bfSMichael Neumann if (!(RREG32(MC_SEQ_STATUS_M) & PMG_PWRSTATE)) 121157e252bfSMichael Neumann break; 1212*c4ef309bSzrj udelay(1); 121357e252bfSMichael Neumann } 121457e252bfSMichael Neumann 121557e252bfSMichael Neumann mc_seq_cg &= ~CG_SEQ_REQ_MASK; 121657e252bfSMichael Neumann mc_seq_cg |= CG_SEQ_REQ(MC_CG_SEQ_YCLK_RESUME); 121757e252bfSMichael Neumann WREG32(MC_SEQ_CG, mc_seq_cg); 121857e252bfSMichael Neumann 121957e252bfSMichael Neumann cypress_wait_for_mc_sequencer(rdev, MC_CG_SEQ_YCLK_RESUME); 122057e252bfSMichael Neumann } 122157e252bfSMichael Neumann 122257e252bfSMichael Neumann static int cypress_populate_initial_mvdd_value(struct radeon_device *rdev, 122357e252bfSMichael Neumann RV770_SMC_VOLTAGE_VALUE *voltage) 122457e252bfSMichael Neumann { 122557e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 122657e252bfSMichael Neumann 122757e252bfSMichael Neumann voltage->index = eg_pi->mvdd_high_index; 122857e252bfSMichael Neumann voltage->value = cpu_to_be16(MVDD_HIGH_VALUE); 122957e252bfSMichael Neumann 123057e252bfSMichael Neumann return 0; 123157e252bfSMichael Neumann } 123257e252bfSMichael Neumann 123357e252bfSMichael Neumann int cypress_populate_smc_initial_state(struct radeon_device *rdev, 123457e252bfSMichael Neumann struct radeon_ps *radeon_initial_state, 123557e252bfSMichael Neumann RV770_SMC_STATETABLE *table) 123657e252bfSMichael Neumann { 123757e252bfSMichael Neumann struct rv7xx_ps *initial_state = rv770_get_ps(radeon_initial_state); 123857e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 123957e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 124057e252bfSMichael Neumann u32 a_t; 124157e252bfSMichael Neumann 124257e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL = 124357e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_ad_func_cntl); 124457e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL_2 = 124557e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_ad_func_cntl_2); 124657e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL = 124757e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_dq_func_cntl); 124857e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL_2 = 124957e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_dq_func_cntl_2); 125057e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMCLK_PWRMGT_CNTL = 125157e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mclk_pwrmgt_cntl); 125257e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vDLL_CNTL = 125357e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.dll_cntl); 125457e252bfSMichael Neumann 125557e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_SS = 125657e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_ss1); 125757e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.vMPLL_SS2 = 125857e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.mpll_ss2); 125957e252bfSMichael Neumann 126057e252bfSMichael Neumann table->initialState.levels[0].mclk.mclk770.mclk_value = 126157e252bfSMichael Neumann cpu_to_be32(initial_state->low.mclk); 126257e252bfSMichael Neumann 126357e252bfSMichael Neumann table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL = 126457e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl); 126557e252bfSMichael Neumann table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 = 126657e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_2); 126757e252bfSMichael Neumann table->initialState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 = 126857e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_3); 126957e252bfSMichael Neumann table->initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM = 127057e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.cg_spll_spread_spectrum); 127157e252bfSMichael Neumann table->initialState.levels[0].sclk.vCG_SPLL_SPREAD_SPECTRUM_2 = 127257e252bfSMichael Neumann cpu_to_be32(pi->clk_regs.rv770.cg_spll_spread_spectrum_2); 127357e252bfSMichael Neumann 127457e252bfSMichael Neumann table->initialState.levels[0].sclk.sclk_value = 127557e252bfSMichael Neumann cpu_to_be32(initial_state->low.sclk); 127657e252bfSMichael Neumann 127757e252bfSMichael Neumann table->initialState.levels[0].arbValue = MC_CG_ARB_FREQ_F0; 127857e252bfSMichael Neumann 127957e252bfSMichael Neumann table->initialState.levels[0].ACIndex = 0; 128057e252bfSMichael Neumann 128157e252bfSMichael Neumann cypress_populate_voltage_value(rdev, 128257e252bfSMichael Neumann &eg_pi->vddc_voltage_table, 128357e252bfSMichael Neumann initial_state->low.vddc, 128457e252bfSMichael Neumann &table->initialState.levels[0].vddc); 128557e252bfSMichael Neumann 128657e252bfSMichael Neumann if (eg_pi->vddci_control) 128757e252bfSMichael Neumann cypress_populate_voltage_value(rdev, 128857e252bfSMichael Neumann &eg_pi->vddci_voltage_table, 128957e252bfSMichael Neumann initial_state->low.vddci, 129057e252bfSMichael Neumann &table->initialState.levels[0].vddci); 129157e252bfSMichael Neumann 129257e252bfSMichael Neumann cypress_populate_initial_mvdd_value(rdev, 129357e252bfSMichael Neumann &table->initialState.levels[0].mvdd); 129457e252bfSMichael Neumann 129557e252bfSMichael Neumann a_t = CG_R(0xffff) | CG_L(0); 129657e252bfSMichael Neumann table->initialState.levels[0].aT = cpu_to_be32(a_t); 129757e252bfSMichael Neumann 129857e252bfSMichael Neumann table->initialState.levels[0].bSP = cpu_to_be32(pi->dsp); 129957e252bfSMichael Neumann 130057e252bfSMichael Neumann 130157e252bfSMichael Neumann if (pi->boot_in_gen2) 130257e252bfSMichael Neumann table->initialState.levels[0].gen2PCIE = 1; 130357e252bfSMichael Neumann else 130457e252bfSMichael Neumann table->initialState.levels[0].gen2PCIE = 0; 130557e252bfSMichael Neumann if (initial_state->low.flags & ATOM_PPLIB_R600_FLAGS_PCIEGEN2) 130657e252bfSMichael Neumann table->initialState.levels[0].gen2XSP = 1; 130757e252bfSMichael Neumann else 130857e252bfSMichael Neumann table->initialState.levels[0].gen2XSP = 0; 130957e252bfSMichael Neumann 131057e252bfSMichael Neumann if (pi->mem_gddr5) { 131157e252bfSMichael Neumann table->initialState.levels[0].strobeMode = 131257e252bfSMichael Neumann cypress_get_strobe_mode_settings(rdev, 131357e252bfSMichael Neumann initial_state->low.mclk); 131457e252bfSMichael Neumann 131557e252bfSMichael Neumann if (initial_state->low.mclk > pi->mclk_edc_enable_threshold) 131657e252bfSMichael Neumann table->initialState.levels[0].mcFlags = SMC_MC_EDC_RD_FLAG | SMC_MC_EDC_WR_FLAG; 131757e252bfSMichael Neumann else 131857e252bfSMichael Neumann table->initialState.levels[0].mcFlags = 0; 131957e252bfSMichael Neumann } 132057e252bfSMichael Neumann 132157e252bfSMichael Neumann table->initialState.levels[1] = table->initialState.levels[0]; 132257e252bfSMichael Neumann table->initialState.levels[2] = table->initialState.levels[0]; 132357e252bfSMichael Neumann 132457e252bfSMichael Neumann table->initialState.flags |= PPSMC_SWSTATE_FLAG_DC; 132557e252bfSMichael Neumann 132657e252bfSMichael Neumann return 0; 132757e252bfSMichael Neumann } 132857e252bfSMichael Neumann 132957e252bfSMichael Neumann int cypress_populate_smc_acpi_state(struct radeon_device *rdev, 133057e252bfSMichael Neumann RV770_SMC_STATETABLE *table) 133157e252bfSMichael Neumann { 133257e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 133357e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 133457e252bfSMichael Neumann u32 mpll_ad_func_cntl = 133557e252bfSMichael Neumann pi->clk_regs.rv770.mpll_ad_func_cntl; 133657e252bfSMichael Neumann u32 mpll_ad_func_cntl_2 = 133757e252bfSMichael Neumann pi->clk_regs.rv770.mpll_ad_func_cntl_2; 133857e252bfSMichael Neumann u32 mpll_dq_func_cntl = 133957e252bfSMichael Neumann pi->clk_regs.rv770.mpll_dq_func_cntl; 134057e252bfSMichael Neumann u32 mpll_dq_func_cntl_2 = 134157e252bfSMichael Neumann pi->clk_regs.rv770.mpll_dq_func_cntl_2; 134257e252bfSMichael Neumann u32 spll_func_cntl = 134357e252bfSMichael Neumann pi->clk_regs.rv770.cg_spll_func_cntl; 134457e252bfSMichael Neumann u32 spll_func_cntl_2 = 134557e252bfSMichael Neumann pi->clk_regs.rv770.cg_spll_func_cntl_2; 134657e252bfSMichael Neumann u32 spll_func_cntl_3 = 134757e252bfSMichael Neumann pi->clk_regs.rv770.cg_spll_func_cntl_3; 134857e252bfSMichael Neumann u32 mclk_pwrmgt_cntl = 134957e252bfSMichael Neumann pi->clk_regs.rv770.mclk_pwrmgt_cntl; 135057e252bfSMichael Neumann u32 dll_cntl = 135157e252bfSMichael Neumann pi->clk_regs.rv770.dll_cntl; 135257e252bfSMichael Neumann 135357e252bfSMichael Neumann table->ACPIState = table->initialState; 135457e252bfSMichael Neumann 135557e252bfSMichael Neumann table->ACPIState.flags &= ~PPSMC_SWSTATE_FLAG_DC; 135657e252bfSMichael Neumann 135757e252bfSMichael Neumann if (pi->acpi_vddc) { 135857e252bfSMichael Neumann cypress_populate_voltage_value(rdev, 135957e252bfSMichael Neumann &eg_pi->vddc_voltage_table, 136057e252bfSMichael Neumann pi->acpi_vddc, 136157e252bfSMichael Neumann &table->ACPIState.levels[0].vddc); 136257e252bfSMichael Neumann if (pi->pcie_gen2) { 136357e252bfSMichael Neumann if (pi->acpi_pcie_gen2) 136457e252bfSMichael Neumann table->ACPIState.levels[0].gen2PCIE = 1; 136557e252bfSMichael Neumann else 136657e252bfSMichael Neumann table->ACPIState.levels[0].gen2PCIE = 0; 136757e252bfSMichael Neumann } else 136857e252bfSMichael Neumann table->ACPIState.levels[0].gen2PCIE = 0; 136957e252bfSMichael Neumann if (pi->acpi_pcie_gen2) 137057e252bfSMichael Neumann table->ACPIState.levels[0].gen2XSP = 1; 137157e252bfSMichael Neumann else 137257e252bfSMichael Neumann table->ACPIState.levels[0].gen2XSP = 0; 137357e252bfSMichael Neumann } else { 137457e252bfSMichael Neumann cypress_populate_voltage_value(rdev, 137557e252bfSMichael Neumann &eg_pi->vddc_voltage_table, 137657e252bfSMichael Neumann pi->min_vddc_in_table, 137757e252bfSMichael Neumann &table->ACPIState.levels[0].vddc); 137857e252bfSMichael Neumann table->ACPIState.levels[0].gen2PCIE = 0; 137957e252bfSMichael Neumann } 138057e252bfSMichael Neumann 138157e252bfSMichael Neumann if (eg_pi->acpi_vddci) { 138257e252bfSMichael Neumann if (eg_pi->vddci_control) { 138357e252bfSMichael Neumann cypress_populate_voltage_value(rdev, 138457e252bfSMichael Neumann &eg_pi->vddci_voltage_table, 138557e252bfSMichael Neumann eg_pi->acpi_vddci, 138657e252bfSMichael Neumann &table->ACPIState.levels[0].vddci); 138757e252bfSMichael Neumann } 138857e252bfSMichael Neumann } 138957e252bfSMichael Neumann 139057e252bfSMichael Neumann mpll_ad_func_cntl &= ~PDNB; 139157e252bfSMichael Neumann 139257e252bfSMichael Neumann mpll_ad_func_cntl_2 |= BIAS_GEN_PDNB | RESET_EN; 139357e252bfSMichael Neumann 139457e252bfSMichael Neumann if (pi->mem_gddr5) 139557e252bfSMichael Neumann mpll_dq_func_cntl &= ~PDNB; 139657e252bfSMichael Neumann mpll_dq_func_cntl_2 |= BIAS_GEN_PDNB | RESET_EN | BYPASS; 139757e252bfSMichael Neumann 139857e252bfSMichael Neumann mclk_pwrmgt_cntl |= (MRDCKA0_RESET | 139957e252bfSMichael Neumann MRDCKA1_RESET | 140057e252bfSMichael Neumann MRDCKB0_RESET | 140157e252bfSMichael Neumann MRDCKB1_RESET | 140257e252bfSMichael Neumann MRDCKC0_RESET | 140357e252bfSMichael Neumann MRDCKC1_RESET | 140457e252bfSMichael Neumann MRDCKD0_RESET | 140557e252bfSMichael Neumann MRDCKD1_RESET); 140657e252bfSMichael Neumann 140757e252bfSMichael Neumann mclk_pwrmgt_cntl &= ~(MRDCKA0_PDNB | 140857e252bfSMichael Neumann MRDCKA1_PDNB | 140957e252bfSMichael Neumann MRDCKB0_PDNB | 141057e252bfSMichael Neumann MRDCKB1_PDNB | 141157e252bfSMichael Neumann MRDCKC0_PDNB | 141257e252bfSMichael Neumann MRDCKC1_PDNB | 141357e252bfSMichael Neumann MRDCKD0_PDNB | 141457e252bfSMichael Neumann MRDCKD1_PDNB); 141557e252bfSMichael Neumann 141657e252bfSMichael Neumann dll_cntl |= (MRDCKA0_BYPASS | 141757e252bfSMichael Neumann MRDCKA1_BYPASS | 141857e252bfSMichael Neumann MRDCKB0_BYPASS | 141957e252bfSMichael Neumann MRDCKB1_BYPASS | 142057e252bfSMichael Neumann MRDCKC0_BYPASS | 142157e252bfSMichael Neumann MRDCKC1_BYPASS | 142257e252bfSMichael Neumann MRDCKD0_BYPASS | 142357e252bfSMichael Neumann MRDCKD1_BYPASS); 142457e252bfSMichael Neumann 142557e252bfSMichael Neumann /* evergreen only */ 142657e252bfSMichael Neumann if (rdev->family <= CHIP_HEMLOCK) 142757e252bfSMichael Neumann spll_func_cntl |= SPLL_RESET | SPLL_SLEEP | SPLL_BYPASS_EN; 142857e252bfSMichael Neumann 142957e252bfSMichael Neumann spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK; 143057e252bfSMichael Neumann spll_func_cntl_2 |= SCLK_MUX_SEL(4); 143157e252bfSMichael Neumann 143257e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL = 143357e252bfSMichael Neumann cpu_to_be32(mpll_ad_func_cntl); 143457e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vMPLL_AD_FUNC_CNTL_2 = 143557e252bfSMichael Neumann cpu_to_be32(mpll_ad_func_cntl_2); 143657e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL = 143757e252bfSMichael Neumann cpu_to_be32(mpll_dq_func_cntl); 143857e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vMPLL_DQ_FUNC_CNTL_2 = 143957e252bfSMichael Neumann cpu_to_be32(mpll_dq_func_cntl_2); 144057e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vMCLK_PWRMGT_CNTL = 144157e252bfSMichael Neumann cpu_to_be32(mclk_pwrmgt_cntl); 144257e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.vDLL_CNTL = cpu_to_be32(dll_cntl); 144357e252bfSMichael Neumann 144457e252bfSMichael Neumann table->ACPIState.levels[0].mclk.mclk770.mclk_value = 0; 144557e252bfSMichael Neumann 144657e252bfSMichael Neumann table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL = 144757e252bfSMichael Neumann cpu_to_be32(spll_func_cntl); 144857e252bfSMichael Neumann table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_2 = 144957e252bfSMichael Neumann cpu_to_be32(spll_func_cntl_2); 145057e252bfSMichael Neumann table->ACPIState.levels[0].sclk.vCG_SPLL_FUNC_CNTL_3 = 145157e252bfSMichael Neumann cpu_to_be32(spll_func_cntl_3); 145257e252bfSMichael Neumann 145357e252bfSMichael Neumann table->ACPIState.levels[0].sclk.sclk_value = 0; 145457e252bfSMichael Neumann 145557e252bfSMichael Neumann cypress_populate_mvdd_value(rdev, 0, &table->ACPIState.levels[0].mvdd); 145657e252bfSMichael Neumann 145757e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) 145857e252bfSMichael Neumann table->ACPIState.levels[0].ACIndex = 1; 145957e252bfSMichael Neumann 146057e252bfSMichael Neumann table->ACPIState.levels[1] = table->ACPIState.levels[0]; 146157e252bfSMichael Neumann table->ACPIState.levels[2] = table->ACPIState.levels[0]; 146257e252bfSMichael Neumann 146357e252bfSMichael Neumann return 0; 146457e252bfSMichael Neumann } 146557e252bfSMichael Neumann 146657e252bfSMichael Neumann static void cypress_trim_voltage_table_to_fit_state_table(struct radeon_device *rdev, 146757e252bfSMichael Neumann struct atom_voltage_table *voltage_table) 146857e252bfSMichael Neumann { 146957e252bfSMichael Neumann unsigned int i, diff; 147057e252bfSMichael Neumann 147157e252bfSMichael Neumann if (voltage_table->count <= MAX_NO_VREG_STEPS) 147257e252bfSMichael Neumann return; 147357e252bfSMichael Neumann 147457e252bfSMichael Neumann diff = voltage_table->count - MAX_NO_VREG_STEPS; 147557e252bfSMichael Neumann 147657e252bfSMichael Neumann for (i= 0; i < MAX_NO_VREG_STEPS; i++) 147757e252bfSMichael Neumann voltage_table->entries[i] = voltage_table->entries[i + diff]; 147857e252bfSMichael Neumann 147957e252bfSMichael Neumann voltage_table->count = MAX_NO_VREG_STEPS; 148057e252bfSMichael Neumann } 148157e252bfSMichael Neumann 148257e252bfSMichael Neumann int cypress_construct_voltage_tables(struct radeon_device *rdev) 148357e252bfSMichael Neumann { 148457e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 148557e252bfSMichael Neumann int ret; 148657e252bfSMichael Neumann 148757e252bfSMichael Neumann ret = radeon_atom_get_voltage_table(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC, 0, 148857e252bfSMichael Neumann &eg_pi->vddc_voltage_table); 148957e252bfSMichael Neumann if (ret) 149057e252bfSMichael Neumann return ret; 149157e252bfSMichael Neumann 149257e252bfSMichael Neumann if (eg_pi->vddc_voltage_table.count > MAX_NO_VREG_STEPS) 149357e252bfSMichael Neumann cypress_trim_voltage_table_to_fit_state_table(rdev, 149457e252bfSMichael Neumann &eg_pi->vddc_voltage_table); 149557e252bfSMichael Neumann 149657e252bfSMichael Neumann if (eg_pi->vddci_control) { 149757e252bfSMichael Neumann ret = radeon_atom_get_voltage_table(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI, 0, 149857e252bfSMichael Neumann &eg_pi->vddci_voltage_table); 149957e252bfSMichael Neumann if (ret) 150057e252bfSMichael Neumann return ret; 150157e252bfSMichael Neumann 150257e252bfSMichael Neumann if (eg_pi->vddci_voltage_table.count > MAX_NO_VREG_STEPS) 150357e252bfSMichael Neumann cypress_trim_voltage_table_to_fit_state_table(rdev, 150457e252bfSMichael Neumann &eg_pi->vddci_voltage_table); 150557e252bfSMichael Neumann } 150657e252bfSMichael Neumann 150757e252bfSMichael Neumann return 0; 150857e252bfSMichael Neumann } 150957e252bfSMichael Neumann 151057e252bfSMichael Neumann static void cypress_populate_smc_voltage_table(struct radeon_device *rdev, 151157e252bfSMichael Neumann struct atom_voltage_table *voltage_table, 151257e252bfSMichael Neumann RV770_SMC_STATETABLE *table) 151357e252bfSMichael Neumann { 151457e252bfSMichael Neumann unsigned int i; 151557e252bfSMichael Neumann 151657e252bfSMichael Neumann for (i = 0; i < voltage_table->count; i++) { 151757e252bfSMichael Neumann table->highSMIO[i] = 0; 151857e252bfSMichael Neumann table->lowSMIO[i] |= cpu_to_be32(voltage_table->entries[i].smio_low); 151957e252bfSMichael Neumann } 152057e252bfSMichael Neumann } 152157e252bfSMichael Neumann 152257e252bfSMichael Neumann int cypress_populate_smc_voltage_tables(struct radeon_device *rdev, 152357e252bfSMichael Neumann RV770_SMC_STATETABLE *table) 152457e252bfSMichael Neumann { 152557e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 152657e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 152757e252bfSMichael Neumann unsigned char i; 152857e252bfSMichael Neumann 152957e252bfSMichael Neumann if (eg_pi->vddc_voltage_table.count) { 153057e252bfSMichael Neumann cypress_populate_smc_voltage_table(rdev, 153157e252bfSMichael Neumann &eg_pi->vddc_voltage_table, 153257e252bfSMichael Neumann table); 153357e252bfSMichael Neumann 153457e252bfSMichael Neumann table->voltageMaskTable.highMask[RV770_SMC_VOLTAGEMASK_VDDC] = 0; 153557e252bfSMichael Neumann table->voltageMaskTable.lowMask[RV770_SMC_VOLTAGEMASK_VDDC] = 153657e252bfSMichael Neumann cpu_to_be32(eg_pi->vddc_voltage_table.mask_low); 153757e252bfSMichael Neumann 153857e252bfSMichael Neumann for (i = 0; i < eg_pi->vddc_voltage_table.count; i++) { 153957e252bfSMichael Neumann if (pi->max_vddc_in_table <= 154057e252bfSMichael Neumann eg_pi->vddc_voltage_table.entries[i].value) { 154157e252bfSMichael Neumann table->maxVDDCIndexInPPTable = i; 154257e252bfSMichael Neumann break; 154357e252bfSMichael Neumann } 154457e252bfSMichael Neumann } 154557e252bfSMichael Neumann } 154657e252bfSMichael Neumann 154757e252bfSMichael Neumann if (eg_pi->vddci_voltage_table.count) { 154857e252bfSMichael Neumann cypress_populate_smc_voltage_table(rdev, 154957e252bfSMichael Neumann &eg_pi->vddci_voltage_table, 155057e252bfSMichael Neumann table); 155157e252bfSMichael Neumann 155257e252bfSMichael Neumann table->voltageMaskTable.highMask[RV770_SMC_VOLTAGEMASK_VDDCI] = 0; 155357e252bfSMichael Neumann table->voltageMaskTable.lowMask[RV770_SMC_VOLTAGEMASK_VDDCI] = 155457e252bfSMichael Neumann cpu_to_be32(eg_pi->vddc_voltage_table.mask_low); 155557e252bfSMichael Neumann } 155657e252bfSMichael Neumann 155757e252bfSMichael Neumann return 0; 155857e252bfSMichael Neumann } 155957e252bfSMichael Neumann 156057e252bfSMichael Neumann static u32 cypress_get_mclk_split_point(struct atom_memory_info *memory_info) 156157e252bfSMichael Neumann { 156257e252bfSMichael Neumann if ((memory_info->mem_type == MEM_TYPE_GDDR3) || 156357e252bfSMichael Neumann (memory_info->mem_type == MEM_TYPE_DDR3)) 156457e252bfSMichael Neumann return 30000; 156557e252bfSMichael Neumann 156657e252bfSMichael Neumann return 0; 156757e252bfSMichael Neumann } 156857e252bfSMichael Neumann 156957e252bfSMichael Neumann int cypress_get_mvdd_configuration(struct radeon_device *rdev) 157057e252bfSMichael Neumann { 157157e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 157257e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 157357e252bfSMichael Neumann u8 module_index; 157457e252bfSMichael Neumann struct atom_memory_info memory_info; 157557e252bfSMichael Neumann u32 tmp = RREG32(GENERAL_PWRMGT); 157657e252bfSMichael Neumann 157757e252bfSMichael Neumann if (!(tmp & BACKBIAS_PAD_EN)) { 157857e252bfSMichael Neumann eg_pi->mvdd_high_index = 0; 157957e252bfSMichael Neumann eg_pi->mvdd_low_index = 1; 158057e252bfSMichael Neumann pi->mvdd_control = false; 158157e252bfSMichael Neumann return 0; 158257e252bfSMichael Neumann } 158357e252bfSMichael Neumann 158457e252bfSMichael Neumann if (tmp & BACKBIAS_VALUE) 158557e252bfSMichael Neumann eg_pi->mvdd_high_index = 1; 158657e252bfSMichael Neumann else 158757e252bfSMichael Neumann eg_pi->mvdd_high_index = 0; 158857e252bfSMichael Neumann 158957e252bfSMichael Neumann eg_pi->mvdd_low_index = 159057e252bfSMichael Neumann (eg_pi->mvdd_high_index == 0) ? 1 : 0; 159157e252bfSMichael Neumann 159257e252bfSMichael Neumann module_index = rv770_get_memory_module_index(rdev); 159357e252bfSMichael Neumann 159457e252bfSMichael Neumann if (radeon_atom_get_memory_info(rdev, module_index, &memory_info)) { 159557e252bfSMichael Neumann pi->mvdd_control = false; 159657e252bfSMichael Neumann return 0; 159757e252bfSMichael Neumann } 159857e252bfSMichael Neumann 159957e252bfSMichael Neumann pi->mvdd_split_frequency = 160057e252bfSMichael Neumann cypress_get_mclk_split_point(&memory_info); 160157e252bfSMichael Neumann 160257e252bfSMichael Neumann if (pi->mvdd_split_frequency == 0) { 160357e252bfSMichael Neumann pi->mvdd_control = false; 160457e252bfSMichael Neumann return 0; 160557e252bfSMichael Neumann } 160657e252bfSMichael Neumann 160757e252bfSMichael Neumann return 0; 160857e252bfSMichael Neumann } 160957e252bfSMichael Neumann 161057e252bfSMichael Neumann static int cypress_init_smc_table(struct radeon_device *rdev, 161157e252bfSMichael Neumann struct radeon_ps *radeon_boot_state) 161257e252bfSMichael Neumann { 161357e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 161457e252bfSMichael Neumann RV770_SMC_STATETABLE *table = &pi->smc_statetable; 161557e252bfSMichael Neumann int ret; 161657e252bfSMichael Neumann 161757e252bfSMichael Neumann memset(table, 0, sizeof(RV770_SMC_STATETABLE)); 161857e252bfSMichael Neumann 161957e252bfSMichael Neumann cypress_populate_smc_voltage_tables(rdev, table); 162057e252bfSMichael Neumann 162157e252bfSMichael Neumann switch (rdev->pm.int_thermal_type) { 162257e252bfSMichael Neumann case THERMAL_TYPE_EVERGREEN: 162357e252bfSMichael Neumann case THERMAL_TYPE_EMC2103_WITH_INTERNAL: 162457e252bfSMichael Neumann table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_INTERNAL; 162557e252bfSMichael Neumann break; 162657e252bfSMichael Neumann case THERMAL_TYPE_NONE: 162757e252bfSMichael Neumann table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_NONE; 162857e252bfSMichael Neumann break; 162957e252bfSMichael Neumann default: 163057e252bfSMichael Neumann table->thermalProtectType = PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL; 163157e252bfSMichael Neumann break; 163257e252bfSMichael Neumann } 163357e252bfSMichael Neumann 163457e252bfSMichael Neumann if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_HARDWAREDC) 163557e252bfSMichael Neumann table->systemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC; 163657e252bfSMichael Neumann 163757e252bfSMichael Neumann if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REGULATOR_HOT) 163857e252bfSMichael Neumann table->systemFlags |= PPSMC_SYSTEMFLAG_REGULATOR_HOT; 163957e252bfSMichael Neumann 164057e252bfSMichael Neumann if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_STEPVDDC) 164157e252bfSMichael Neumann table->systemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC; 164257e252bfSMichael Neumann 164357e252bfSMichael Neumann if (pi->mem_gddr5) 164457e252bfSMichael Neumann table->systemFlags |= PPSMC_SYSTEMFLAG_GDDR5; 164557e252bfSMichael Neumann 164657e252bfSMichael Neumann ret = cypress_populate_smc_initial_state(rdev, radeon_boot_state, table); 164757e252bfSMichael Neumann if (ret) 164857e252bfSMichael Neumann return ret; 164957e252bfSMichael Neumann 165057e252bfSMichael Neumann ret = cypress_populate_smc_acpi_state(rdev, table); 165157e252bfSMichael Neumann if (ret) 165257e252bfSMichael Neumann return ret; 165357e252bfSMichael Neumann 165457e252bfSMichael Neumann table->driverState = table->initialState; 165557e252bfSMichael Neumann 165657e252bfSMichael Neumann return rv770_copy_bytes_to_smc(rdev, 165757e252bfSMichael Neumann pi->state_table_start, 165857e252bfSMichael Neumann (u8 *)table, sizeof(RV770_SMC_STATETABLE), 165957e252bfSMichael Neumann pi->sram_end); 166057e252bfSMichael Neumann } 166157e252bfSMichael Neumann 166257e252bfSMichael Neumann int cypress_populate_mc_reg_table(struct radeon_device *rdev, 166357e252bfSMichael Neumann struct radeon_ps *radeon_boot_state) 166457e252bfSMichael Neumann { 166557e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 166657e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 166757e252bfSMichael Neumann struct rv7xx_ps *boot_state = rv770_get_ps(radeon_boot_state); 166857e252bfSMichael Neumann SMC_Evergreen_MCRegisters mc_reg_table = { 0 }; 166957e252bfSMichael Neumann 167057e252bfSMichael Neumann rv770_write_smc_soft_register(rdev, 167157e252bfSMichael Neumann RV770_SMC_SOFT_REGISTER_seq_index, 1); 167257e252bfSMichael Neumann 167357e252bfSMichael Neumann cypress_populate_mc_reg_addresses(rdev, &mc_reg_table); 167457e252bfSMichael Neumann 167557e252bfSMichael Neumann cypress_convert_mc_reg_table_entry_to_smc(rdev, 167657e252bfSMichael Neumann &boot_state->low, 167757e252bfSMichael Neumann &mc_reg_table.data[0]); 167857e252bfSMichael Neumann 167957e252bfSMichael Neumann cypress_convert_mc_registers(&eg_pi->mc_reg_table.mc_reg_table_entry[0], 168057e252bfSMichael Neumann &mc_reg_table.data[1], eg_pi->mc_reg_table.last, 168157e252bfSMichael Neumann eg_pi->mc_reg_table.valid_flag); 168257e252bfSMichael Neumann 168357e252bfSMichael Neumann cypress_convert_mc_reg_table_to_smc(rdev, radeon_boot_state, &mc_reg_table); 168457e252bfSMichael Neumann 168557e252bfSMichael Neumann return rv770_copy_bytes_to_smc(rdev, eg_pi->mc_reg_table_start, 168657e252bfSMichael Neumann (u8 *)&mc_reg_table, sizeof(SMC_Evergreen_MCRegisters), 168757e252bfSMichael Neumann pi->sram_end); 168857e252bfSMichael Neumann } 168957e252bfSMichael Neumann 169057e252bfSMichael Neumann int cypress_get_table_locations(struct radeon_device *rdev) 169157e252bfSMichael Neumann { 169257e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 169357e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 169457e252bfSMichael Neumann u32 tmp; 169557e252bfSMichael Neumann int ret; 169657e252bfSMichael Neumann 169757e252bfSMichael Neumann ret = rv770_read_smc_sram_dword(rdev, 169857e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_LOCATION + 169957e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_stateTable, 170057e252bfSMichael Neumann &tmp, pi->sram_end); 170157e252bfSMichael Neumann if (ret) 170257e252bfSMichael Neumann return ret; 170357e252bfSMichael Neumann 170457e252bfSMichael Neumann pi->state_table_start = (u16)tmp; 170557e252bfSMichael Neumann 170657e252bfSMichael Neumann ret = rv770_read_smc_sram_dword(rdev, 170757e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_LOCATION + 170857e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_softRegisters, 170957e252bfSMichael Neumann &tmp, pi->sram_end); 171057e252bfSMichael Neumann if (ret) 171157e252bfSMichael Neumann return ret; 171257e252bfSMichael Neumann 171357e252bfSMichael Neumann pi->soft_regs_start = (u16)tmp; 171457e252bfSMichael Neumann 171557e252bfSMichael Neumann ret = rv770_read_smc_sram_dword(rdev, 171657e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_LOCATION + 171757e252bfSMichael Neumann EVERGREEN_SMC_FIRMWARE_HEADER_mcRegisterTable, 171857e252bfSMichael Neumann &tmp, pi->sram_end); 171957e252bfSMichael Neumann if (ret) 172057e252bfSMichael Neumann return ret; 172157e252bfSMichael Neumann 172257e252bfSMichael Neumann eg_pi->mc_reg_table_start = (u16)tmp; 172357e252bfSMichael Neumann 172457e252bfSMichael Neumann return 0; 172557e252bfSMichael Neumann } 172657e252bfSMichael Neumann 172757e252bfSMichael Neumann void cypress_enable_display_gap(struct radeon_device *rdev) 172857e252bfSMichael Neumann { 172957e252bfSMichael Neumann u32 tmp = RREG32(CG_DISPLAY_GAP_CNTL); 173057e252bfSMichael Neumann 173157e252bfSMichael Neumann tmp &= ~(DISP1_GAP_MASK | DISP2_GAP_MASK); 173257e252bfSMichael Neumann tmp |= (DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE) | 173357e252bfSMichael Neumann DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE)); 173457e252bfSMichael Neumann 173557e252bfSMichael Neumann tmp &= ~(DISP1_GAP_MCHG_MASK | DISP2_GAP_MCHG_MASK); 173657e252bfSMichael Neumann tmp |= (DISP1_GAP_MCHG(R600_PM_DISPLAY_GAP_VBLANK) | 173757e252bfSMichael Neumann DISP2_GAP_MCHG(R600_PM_DISPLAY_GAP_IGNORE)); 173857e252bfSMichael Neumann WREG32(CG_DISPLAY_GAP_CNTL, tmp); 173957e252bfSMichael Neumann } 174057e252bfSMichael Neumann 174157e252bfSMichael Neumann static void cypress_program_display_gap(struct radeon_device *rdev) 174257e252bfSMichael Neumann { 174357e252bfSMichael Neumann u32 tmp, pipe; 174457e252bfSMichael Neumann int i; 174557e252bfSMichael Neumann 174657e252bfSMichael Neumann tmp = RREG32(CG_DISPLAY_GAP_CNTL) & ~(DISP1_GAP_MASK | DISP2_GAP_MASK); 174757e252bfSMichael Neumann if (rdev->pm.dpm.new_active_crtc_count > 0) 174857e252bfSMichael Neumann tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM); 174957e252bfSMichael Neumann else 175057e252bfSMichael Neumann tmp |= DISP1_GAP(R600_PM_DISPLAY_GAP_IGNORE); 175157e252bfSMichael Neumann 175257e252bfSMichael Neumann if (rdev->pm.dpm.new_active_crtc_count > 1) 175357e252bfSMichael Neumann tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM); 175457e252bfSMichael Neumann else 175557e252bfSMichael Neumann tmp |= DISP2_GAP(R600_PM_DISPLAY_GAP_IGNORE); 175657e252bfSMichael Neumann 175757e252bfSMichael Neumann WREG32(CG_DISPLAY_GAP_CNTL, tmp); 175857e252bfSMichael Neumann 175957e252bfSMichael Neumann tmp = RREG32(DCCG_DISP_SLOW_SELECT_REG); 176057e252bfSMichael Neumann pipe = (tmp & DCCG_DISP1_SLOW_SELECT_MASK) >> DCCG_DISP1_SLOW_SELECT_SHIFT; 176157e252bfSMichael Neumann 176257e252bfSMichael Neumann if ((rdev->pm.dpm.new_active_crtc_count > 0) && 176357e252bfSMichael Neumann (!(rdev->pm.dpm.new_active_crtcs & (1 << pipe)))) { 176457e252bfSMichael Neumann /* find the first active crtc */ 176557e252bfSMichael Neumann for (i = 0; i < rdev->num_crtc; i++) { 176657e252bfSMichael Neumann if (rdev->pm.dpm.new_active_crtcs & (1 << i)) 176757e252bfSMichael Neumann break; 176857e252bfSMichael Neumann } 176957e252bfSMichael Neumann if (i == rdev->num_crtc) 177057e252bfSMichael Neumann pipe = 0; 177157e252bfSMichael Neumann else 177257e252bfSMichael Neumann pipe = i; 177357e252bfSMichael Neumann 177457e252bfSMichael Neumann tmp &= ~DCCG_DISP1_SLOW_SELECT_MASK; 177557e252bfSMichael Neumann tmp |= DCCG_DISP1_SLOW_SELECT(pipe); 177657e252bfSMichael Neumann WREG32(DCCG_DISP_SLOW_SELECT_REG, tmp); 177757e252bfSMichael Neumann } 177857e252bfSMichael Neumann 177957e252bfSMichael Neumann cypress_notify_smc_display_change(rdev, rdev->pm.dpm.new_active_crtc_count > 0); 178057e252bfSMichael Neumann } 178157e252bfSMichael Neumann 178257e252bfSMichael Neumann void cypress_dpm_setup_asic(struct radeon_device *rdev) 178357e252bfSMichael Neumann { 178457e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 178557e252bfSMichael Neumann 178657e252bfSMichael Neumann rv740_read_clock_registers(rdev); 178757e252bfSMichael Neumann rv770_read_voltage_smio_registers(rdev); 178857e252bfSMichael Neumann rv770_get_max_vddc(rdev); 178957e252bfSMichael Neumann rv770_get_memory_type(rdev); 179057e252bfSMichael Neumann 179157e252bfSMichael Neumann if (eg_pi->pcie_performance_request) 179257e252bfSMichael Neumann eg_pi->pcie_performance_request_registered = false; 179357e252bfSMichael Neumann 179457e252bfSMichael Neumann if (eg_pi->pcie_performance_request) 179557e252bfSMichael Neumann cypress_advertise_gen2_capability(rdev); 179657e252bfSMichael Neumann 179757e252bfSMichael Neumann rv770_get_pcie_gen2_status(rdev); 179857e252bfSMichael Neumann 179957e252bfSMichael Neumann rv770_enable_acpi_pm(rdev); 180057e252bfSMichael Neumann } 180157e252bfSMichael Neumann 180257e252bfSMichael Neumann int cypress_dpm_enable(struct radeon_device *rdev) 180357e252bfSMichael Neumann { 180457e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 180557e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 180657e252bfSMichael Neumann struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps; 180757e252bfSMichael Neumann int ret; 180857e252bfSMichael Neumann 180957e252bfSMichael Neumann if (pi->gfx_clock_gating) 181057e252bfSMichael Neumann rv770_restore_cgcg(rdev); 181157e252bfSMichael Neumann 181257e252bfSMichael Neumann if (rv770_dpm_enabled(rdev)) 181357e252bfSMichael Neumann return -EINVAL; 181457e252bfSMichael Neumann 181557e252bfSMichael Neumann if (pi->voltage_control) { 181657e252bfSMichael Neumann rv770_enable_voltage_control(rdev, true); 181757e252bfSMichael Neumann ret = cypress_construct_voltage_tables(rdev); 181857e252bfSMichael Neumann if (ret) { 181957e252bfSMichael Neumann DRM_ERROR("cypress_construct_voltage_tables failed\n"); 182057e252bfSMichael Neumann return ret; 182157e252bfSMichael Neumann } 182257e252bfSMichael Neumann } 182357e252bfSMichael Neumann 182457e252bfSMichael Neumann if (pi->mvdd_control) { 182557e252bfSMichael Neumann ret = cypress_get_mvdd_configuration(rdev); 182657e252bfSMichael Neumann if (ret) { 182757e252bfSMichael Neumann DRM_ERROR("cypress_get_mvdd_configuration failed\n"); 182857e252bfSMichael Neumann return ret; 182957e252bfSMichael Neumann } 183057e252bfSMichael Neumann } 183157e252bfSMichael Neumann 183257e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) { 183357e252bfSMichael Neumann cypress_set_mc_reg_address_table(rdev); 183457e252bfSMichael Neumann cypress_force_mc_use_s0(rdev, boot_ps); 183557e252bfSMichael Neumann ret = cypress_initialize_mc_reg_table(rdev); 183657e252bfSMichael Neumann if (ret) 183757e252bfSMichael Neumann eg_pi->dynamic_ac_timing = false; 183857e252bfSMichael Neumann cypress_force_mc_use_s1(rdev, boot_ps); 183957e252bfSMichael Neumann } 184057e252bfSMichael Neumann 184157e252bfSMichael Neumann if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_BACKBIAS) 184257e252bfSMichael Neumann rv770_enable_backbias(rdev, true); 184357e252bfSMichael Neumann 184457e252bfSMichael Neumann if (pi->dynamic_ss) 184557e252bfSMichael Neumann cypress_enable_spread_spectrum(rdev, true); 184657e252bfSMichael Neumann 184757e252bfSMichael Neumann if (pi->thermal_protection) 184857e252bfSMichael Neumann rv770_enable_thermal_protection(rdev, true); 184957e252bfSMichael Neumann 185057e252bfSMichael Neumann rv770_setup_bsp(rdev); 185157e252bfSMichael Neumann rv770_program_git(rdev); 185257e252bfSMichael Neumann rv770_program_tp(rdev); 185357e252bfSMichael Neumann rv770_program_tpp(rdev); 185457e252bfSMichael Neumann rv770_program_sstp(rdev); 185557e252bfSMichael Neumann rv770_program_engine_speed_parameters(rdev); 185657e252bfSMichael Neumann cypress_enable_display_gap(rdev); 185757e252bfSMichael Neumann rv770_program_vc(rdev); 185857e252bfSMichael Neumann 185957e252bfSMichael Neumann if (pi->dynamic_pcie_gen2) 186057e252bfSMichael Neumann cypress_enable_dynamic_pcie_gen2(rdev, true); 186157e252bfSMichael Neumann 186257e252bfSMichael Neumann ret = rv770_upload_firmware(rdev); 186357e252bfSMichael Neumann if (ret) { 186457e252bfSMichael Neumann DRM_ERROR("rv770_upload_firmware failed\n"); 186557e252bfSMichael Neumann return ret; 186657e252bfSMichael Neumann } 186757e252bfSMichael Neumann 186857e252bfSMichael Neumann ret = cypress_get_table_locations(rdev); 186957e252bfSMichael Neumann if (ret) { 187057e252bfSMichael Neumann DRM_ERROR("cypress_get_table_locations failed\n"); 187157e252bfSMichael Neumann return ret; 187257e252bfSMichael Neumann } 187357e252bfSMichael Neumann ret = cypress_init_smc_table(rdev, boot_ps); 187457e252bfSMichael Neumann if (ret) { 187557e252bfSMichael Neumann DRM_ERROR("cypress_init_smc_table failed\n"); 187657e252bfSMichael Neumann return ret; 187757e252bfSMichael Neumann } 187857e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) { 187957e252bfSMichael Neumann ret = cypress_populate_mc_reg_table(rdev, boot_ps); 188057e252bfSMichael Neumann if (ret) { 188157e252bfSMichael Neumann DRM_ERROR("cypress_populate_mc_reg_table failed\n"); 188257e252bfSMichael Neumann return ret; 188357e252bfSMichael Neumann } 188457e252bfSMichael Neumann } 188557e252bfSMichael Neumann 188657e252bfSMichael Neumann cypress_program_response_times(rdev); 188757e252bfSMichael Neumann 188857e252bfSMichael Neumann r7xx_start_smc(rdev); 188957e252bfSMichael Neumann 189057e252bfSMichael Neumann ret = cypress_notify_smc_display_change(rdev, false); 189157e252bfSMichael Neumann if (ret) { 189257e252bfSMichael Neumann DRM_ERROR("cypress_notify_smc_display_change failed\n"); 189357e252bfSMichael Neumann return ret; 189457e252bfSMichael Neumann } 189557e252bfSMichael Neumann cypress_enable_sclk_control(rdev, true); 189657e252bfSMichael Neumann 189757e252bfSMichael Neumann if (eg_pi->memory_transition) 189857e252bfSMichael Neumann cypress_enable_mclk_control(rdev, true); 189957e252bfSMichael Neumann 190057e252bfSMichael Neumann cypress_start_dpm(rdev); 190157e252bfSMichael Neumann 190257e252bfSMichael Neumann if (pi->gfx_clock_gating) 190357e252bfSMichael Neumann cypress_gfx_clock_gating_enable(rdev, true); 190457e252bfSMichael Neumann 190557e252bfSMichael Neumann if (pi->mg_clock_gating) 190657e252bfSMichael Neumann cypress_mg_clock_gating_enable(rdev, true); 190757e252bfSMichael Neumann 190857e252bfSMichael Neumann if (rdev->irq.installed && 190957e252bfSMichael Neumann r600_is_internal_thermal_sensor(rdev->pm.int_thermal_type)) { 191057e252bfSMichael Neumann PPSMC_Result result; 191157e252bfSMichael Neumann 191257e252bfSMichael Neumann ret = rv770_set_thermal_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX); 191357e252bfSMichael Neumann if (ret) 191457e252bfSMichael Neumann return ret; 191557e252bfSMichael Neumann rdev->irq.dpm_thermal = true; 191657e252bfSMichael Neumann radeon_irq_set(rdev); 191757e252bfSMichael Neumann result = rv770_send_msg_to_smc(rdev, PPSMC_MSG_EnableThermalInterrupt); 191857e252bfSMichael Neumann 191957e252bfSMichael Neumann if (result != PPSMC_Result_OK) 192057e252bfSMichael Neumann DRM_DEBUG_KMS("Could not enable thermal interrupts.\n"); 192157e252bfSMichael Neumann } 192257e252bfSMichael Neumann 192357e252bfSMichael Neumann rv770_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true); 192457e252bfSMichael Neumann 192557e252bfSMichael Neumann return 0; 192657e252bfSMichael Neumann } 192757e252bfSMichael Neumann 192857e252bfSMichael Neumann void cypress_dpm_disable(struct radeon_device *rdev) 192957e252bfSMichael Neumann { 193057e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 193157e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 193257e252bfSMichael Neumann struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps; 193357e252bfSMichael Neumann 193457e252bfSMichael Neumann if (!rv770_dpm_enabled(rdev)) 193557e252bfSMichael Neumann return; 193657e252bfSMichael Neumann 193757e252bfSMichael Neumann rv770_clear_vc(rdev); 193857e252bfSMichael Neumann 193957e252bfSMichael Neumann if (pi->thermal_protection) 194057e252bfSMichael Neumann rv770_enable_thermal_protection(rdev, false); 194157e252bfSMichael Neumann 194257e252bfSMichael Neumann if (pi->dynamic_pcie_gen2) 194357e252bfSMichael Neumann cypress_enable_dynamic_pcie_gen2(rdev, false); 194457e252bfSMichael Neumann 194557e252bfSMichael Neumann if (rdev->irq.installed && 194657e252bfSMichael Neumann r600_is_internal_thermal_sensor(rdev->pm.int_thermal_type)) { 194757e252bfSMichael Neumann rdev->irq.dpm_thermal = false; 194857e252bfSMichael Neumann radeon_irq_set(rdev); 194957e252bfSMichael Neumann } 195057e252bfSMichael Neumann 195157e252bfSMichael Neumann if (pi->gfx_clock_gating) 195257e252bfSMichael Neumann cypress_gfx_clock_gating_enable(rdev, false); 195357e252bfSMichael Neumann 195457e252bfSMichael Neumann if (pi->mg_clock_gating) 195557e252bfSMichael Neumann cypress_mg_clock_gating_enable(rdev, false); 195657e252bfSMichael Neumann 195757e252bfSMichael Neumann rv770_stop_dpm(rdev); 195857e252bfSMichael Neumann r7xx_stop_smc(rdev); 195957e252bfSMichael Neumann 196057e252bfSMichael Neumann cypress_enable_spread_spectrum(rdev, false); 196157e252bfSMichael Neumann 196257e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) 196357e252bfSMichael Neumann cypress_force_mc_use_s1(rdev, boot_ps); 196457e252bfSMichael Neumann 196557e252bfSMichael Neumann rv770_reset_smio_status(rdev); 196657e252bfSMichael Neumann } 196757e252bfSMichael Neumann 196857e252bfSMichael Neumann int cypress_dpm_set_power_state(struct radeon_device *rdev) 196957e252bfSMichael Neumann { 197057e252bfSMichael Neumann struct evergreen_power_info *eg_pi = evergreen_get_pi(rdev); 197157e252bfSMichael Neumann struct radeon_ps *new_ps = rdev->pm.dpm.requested_ps; 197257e252bfSMichael Neumann struct radeon_ps *old_ps = rdev->pm.dpm.current_ps; 197357e252bfSMichael Neumann int ret; 197457e252bfSMichael Neumann 197557e252bfSMichael Neumann ret = rv770_restrict_performance_levels_before_switch(rdev); 197657e252bfSMichael Neumann if (ret) { 197757e252bfSMichael Neumann DRM_ERROR("rv770_restrict_performance_levels_before_switch failed\n"); 197857e252bfSMichael Neumann return ret; 197957e252bfSMichael Neumann } 198057e252bfSMichael Neumann if (eg_pi->pcie_performance_request) 198157e252bfSMichael Neumann cypress_notify_link_speed_change_before_state_change(rdev, new_ps, old_ps); 198257e252bfSMichael Neumann 198357e252bfSMichael Neumann rv770_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps); 198457e252bfSMichael Neumann ret = rv770_halt_smc(rdev); 198557e252bfSMichael Neumann if (ret) { 198657e252bfSMichael Neumann DRM_ERROR("rv770_halt_smc failed\n"); 198757e252bfSMichael Neumann return ret; 198857e252bfSMichael Neumann } 198957e252bfSMichael Neumann ret = cypress_upload_sw_state(rdev, new_ps); 199057e252bfSMichael Neumann if (ret) { 199157e252bfSMichael Neumann DRM_ERROR("cypress_upload_sw_state failed\n"); 199257e252bfSMichael Neumann return ret; 199357e252bfSMichael Neumann } 199457e252bfSMichael Neumann if (eg_pi->dynamic_ac_timing) { 199557e252bfSMichael Neumann ret = cypress_upload_mc_reg_table(rdev, new_ps); 199657e252bfSMichael Neumann if (ret) { 199757e252bfSMichael Neumann DRM_ERROR("cypress_upload_mc_reg_table failed\n"); 199857e252bfSMichael Neumann return ret; 199957e252bfSMichael Neumann } 200057e252bfSMichael Neumann } 200157e252bfSMichael Neumann 200257e252bfSMichael Neumann cypress_program_memory_timing_parameters(rdev, new_ps); 200357e252bfSMichael Neumann 200457e252bfSMichael Neumann ret = rv770_resume_smc(rdev); 200557e252bfSMichael Neumann if (ret) { 200657e252bfSMichael Neumann DRM_ERROR("rv770_resume_smc failed\n"); 200757e252bfSMichael Neumann return ret; 200857e252bfSMichael Neumann } 200957e252bfSMichael Neumann ret = rv770_set_sw_state(rdev); 201057e252bfSMichael Neumann if (ret) { 201157e252bfSMichael Neumann DRM_ERROR("rv770_set_sw_state failed\n"); 201257e252bfSMichael Neumann return ret; 201357e252bfSMichael Neumann } 201457e252bfSMichael Neumann rv770_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps); 201557e252bfSMichael Neumann 201657e252bfSMichael Neumann if (eg_pi->pcie_performance_request) 201757e252bfSMichael Neumann cypress_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps); 201857e252bfSMichael Neumann 201957e252bfSMichael Neumann ret = rv770_dpm_force_performance_level(rdev, RADEON_DPM_FORCED_LEVEL_AUTO); 202057e252bfSMichael Neumann if (ret) { 202157e252bfSMichael Neumann DRM_ERROR("rv770_dpm_force_performance_level failed\n"); 202257e252bfSMichael Neumann return ret; 202357e252bfSMichael Neumann } 202457e252bfSMichael Neumann 202557e252bfSMichael Neumann return 0; 202657e252bfSMichael Neumann } 202757e252bfSMichael Neumann 202857e252bfSMichael Neumann void cypress_dpm_reset_asic(struct radeon_device *rdev) 202957e252bfSMichael Neumann { 203057e252bfSMichael Neumann rv770_restrict_performance_levels_before_switch(rdev); 203157e252bfSMichael Neumann rv770_set_boot_state(rdev); 203257e252bfSMichael Neumann } 203357e252bfSMichael Neumann 203457e252bfSMichael Neumann void cypress_dpm_display_configuration_changed(struct radeon_device *rdev) 203557e252bfSMichael Neumann { 203657e252bfSMichael Neumann cypress_program_display_gap(rdev); 203757e252bfSMichael Neumann } 203857e252bfSMichael Neumann 203957e252bfSMichael Neumann int cypress_dpm_init(struct radeon_device *rdev) 204057e252bfSMichael Neumann { 204157e252bfSMichael Neumann struct rv7xx_power_info *pi; 204257e252bfSMichael Neumann struct evergreen_power_info *eg_pi; 204357e252bfSMichael Neumann struct atom_clock_dividers dividers; 204457e252bfSMichael Neumann int ret; 204557e252bfSMichael Neumann 204657e252bfSMichael Neumann eg_pi = kzalloc(sizeof(struct evergreen_power_info), GFP_KERNEL); 204757e252bfSMichael Neumann if (eg_pi == NULL) 204857e252bfSMichael Neumann return -ENOMEM; 204957e252bfSMichael Neumann rdev->pm.dpm.priv = eg_pi; 205057e252bfSMichael Neumann pi = &eg_pi->rv7xx; 205157e252bfSMichael Neumann 205257e252bfSMichael Neumann rv770_get_max_vddc(rdev); 205357e252bfSMichael Neumann 205457e252bfSMichael Neumann eg_pi->ulv.supported = false; 205557e252bfSMichael Neumann pi->acpi_vddc = 0; 205657e252bfSMichael Neumann eg_pi->acpi_vddci = 0; 205757e252bfSMichael Neumann pi->min_vddc_in_table = 0; 205857e252bfSMichael Neumann pi->max_vddc_in_table = 0; 205957e252bfSMichael Neumann 206057e252bfSMichael Neumann ret = rv7xx_parse_power_table(rdev); 206157e252bfSMichael Neumann if (ret) 206257e252bfSMichael Neumann return ret; 206357e252bfSMichael Neumann 206457e252bfSMichael Neumann if (rdev->pm.dpm.voltage_response_time == 0) 206557e252bfSMichael Neumann rdev->pm.dpm.voltage_response_time = R600_VOLTAGERESPONSETIME_DFLT; 206657e252bfSMichael Neumann if (rdev->pm.dpm.backbias_response_time == 0) 206757e252bfSMichael Neumann rdev->pm.dpm.backbias_response_time = R600_BACKBIASRESPONSETIME_DFLT; 206857e252bfSMichael Neumann 206957e252bfSMichael Neumann ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM, 207057e252bfSMichael Neumann 0, false, ÷rs); 207157e252bfSMichael Neumann if (ret) 207257e252bfSMichael Neumann pi->ref_div = dividers.ref_div + 1; 207357e252bfSMichael Neumann else 207457e252bfSMichael Neumann pi->ref_div = R600_REFERENCEDIVIDER_DFLT; 207557e252bfSMichael Neumann 207657e252bfSMichael Neumann pi->mclk_strobe_mode_threshold = 40000; 207757e252bfSMichael Neumann pi->mclk_edc_enable_threshold = 40000; 207857e252bfSMichael Neumann eg_pi->mclk_edc_wr_enable_threshold = 40000; 207957e252bfSMichael Neumann 208057e252bfSMichael Neumann pi->rlp = RV770_RLP_DFLT; 208157e252bfSMichael Neumann pi->rmp = RV770_RMP_DFLT; 208257e252bfSMichael Neumann pi->lhp = RV770_LHP_DFLT; 208357e252bfSMichael Neumann pi->lmp = RV770_LMP_DFLT; 208457e252bfSMichael Neumann 208557e252bfSMichael Neumann pi->voltage_control = 208657e252bfSMichael Neumann radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDC, 0); 208757e252bfSMichael Neumann 208857e252bfSMichael Neumann pi->mvdd_control = 208957e252bfSMichael Neumann radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_MVDDC, 0); 209057e252bfSMichael Neumann 209157e252bfSMichael Neumann eg_pi->vddci_control = 209257e252bfSMichael Neumann radeon_atom_is_voltage_gpio(rdev, SET_VOLTAGE_TYPE_ASIC_VDDCI, 0); 209357e252bfSMichael Neumann 209457e252bfSMichael Neumann rv770_get_engine_memory_ss(rdev); 209557e252bfSMichael Neumann 209657e252bfSMichael Neumann pi->asi = RV770_ASI_DFLT; 209757e252bfSMichael Neumann pi->pasi = CYPRESS_HASI_DFLT; 209857e252bfSMichael Neumann pi->vrc = CYPRESS_VRC_DFLT; 209957e252bfSMichael Neumann 210057e252bfSMichael Neumann pi->power_gating = false; 210157e252bfSMichael Neumann 210257e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 210357e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK)) 210457e252bfSMichael Neumann pi->gfx_clock_gating = false; 210557e252bfSMichael Neumann else 210657e252bfSMichael Neumann pi->gfx_clock_gating = true; 210757e252bfSMichael Neumann 210857e252bfSMichael Neumann pi->mg_clock_gating = true; 210957e252bfSMichael Neumann pi->mgcgtssm = true; 211057e252bfSMichael Neumann eg_pi->ls_clock_gating = false; 211157e252bfSMichael Neumann eg_pi->sclk_deep_sleep = false; 211257e252bfSMichael Neumann 211357e252bfSMichael Neumann pi->dynamic_pcie_gen2 = true; 211457e252bfSMichael Neumann 211557e252bfSMichael Neumann if (rdev->pm.int_thermal_type != THERMAL_TYPE_NONE) 211657e252bfSMichael Neumann pi->thermal_protection = true; 211757e252bfSMichael Neumann else 211857e252bfSMichael Neumann pi->thermal_protection = false; 211957e252bfSMichael Neumann 212057e252bfSMichael Neumann pi->display_gap = true; 212157e252bfSMichael Neumann 212257e252bfSMichael Neumann if (rdev->flags & RADEON_IS_MOBILITY) 212357e252bfSMichael Neumann pi->dcodt = true; 212457e252bfSMichael Neumann else 212557e252bfSMichael Neumann pi->dcodt = false; 212657e252bfSMichael Neumann 212757e252bfSMichael Neumann pi->ulps = true; 212857e252bfSMichael Neumann 212957e252bfSMichael Neumann eg_pi->dynamic_ac_timing = true; 213057e252bfSMichael Neumann eg_pi->abm = true; 213157e252bfSMichael Neumann eg_pi->mcls = true; 213257e252bfSMichael Neumann eg_pi->light_sleep = true; 213357e252bfSMichael Neumann eg_pi->memory_transition = true; 213457e252bfSMichael Neumann #if defined(CONFIG_ACPI) 213557e252bfSMichael Neumann eg_pi->pcie_performance_request = 213657e252bfSMichael Neumann radeon_acpi_is_pcie_performance_request_supported(rdev); 213757e252bfSMichael Neumann #else 213857e252bfSMichael Neumann eg_pi->pcie_performance_request = false; 213957e252bfSMichael Neumann #endif 214057e252bfSMichael Neumann 214157e252bfSMichael Neumann if ((rdev->family == CHIP_CYPRESS) || 214257e252bfSMichael Neumann (rdev->family == CHIP_HEMLOCK) || 214357e252bfSMichael Neumann (rdev->family == CHIP_JUNIPER)) 214457e252bfSMichael Neumann eg_pi->dll_default_on = true; 214557e252bfSMichael Neumann else 214657e252bfSMichael Neumann eg_pi->dll_default_on = false; 214757e252bfSMichael Neumann 214857e252bfSMichael Neumann eg_pi->sclk_deep_sleep = false; 214957e252bfSMichael Neumann pi->mclk_stutter_mode_threshold = 0; 215057e252bfSMichael Neumann 215157e252bfSMichael Neumann pi->sram_end = SMC_RAM_END; 215257e252bfSMichael Neumann 215357e252bfSMichael Neumann return 0; 215457e252bfSMichael Neumann } 215557e252bfSMichael Neumann 215657e252bfSMichael Neumann void cypress_dpm_fini(struct radeon_device *rdev) 215757e252bfSMichael Neumann { 215857e252bfSMichael Neumann int i; 215957e252bfSMichael Neumann 216057e252bfSMichael Neumann for (i = 0; i < rdev->pm.dpm.num_ps; i++) { 216157e252bfSMichael Neumann kfree(rdev->pm.dpm.ps[i].ps_priv); 216257e252bfSMichael Neumann } 216357e252bfSMichael Neumann kfree(rdev->pm.dpm.ps); 216457e252bfSMichael Neumann kfree(rdev->pm.dpm.priv); 216557e252bfSMichael Neumann } 216657e252bfSMichael Neumann 216757e252bfSMichael Neumann bool cypress_dpm_vblank_too_short(struct radeon_device *rdev) 216857e252bfSMichael Neumann { 216957e252bfSMichael Neumann struct rv7xx_power_info *pi = rv770_get_pi(rdev); 217057e252bfSMichael Neumann u32 vblank_time = r600_dpm_get_vblank_time(rdev); 217157e252bfSMichael Neumann u32 switch_limit = pi->mem_gddr5 ? 450 : 300; 217257e252bfSMichael Neumann 217357e252bfSMichael Neumann if (vblank_time < switch_limit) 217457e252bfSMichael Neumann return true; 217557e252bfSMichael Neumann else 217657e252bfSMichael Neumann return false; 217757e252bfSMichael Neumann 217857e252bfSMichael Neumann } 2179