17ec8c789SLuiz Otavio O Souza /*- 2f86e6000SWarner Losh * Copyright (c) 2015 Luiz Otavio O Souza <loos@freebsd.org> All rights reserved. 3f86e6000SWarner Losh * Copyright (c) 2014-2015 M. Warner Losh <imp@FreeBSD.org> 47ec8c789SLuiz Otavio O Souza * 57ec8c789SLuiz Otavio O Souza * Redistribution and use in source and binary forms, with or without 67ec8c789SLuiz Otavio O Souza * modification, are permitted provided that the following conditions 77ec8c789SLuiz Otavio O Souza * are met: 87ec8c789SLuiz Otavio O Souza * 1. Redistributions of source code must retain the above copyright 97ec8c789SLuiz Otavio O Souza * notice, this list of conditions and the following disclaimer. 107ec8c789SLuiz Otavio O Souza * 2. Redistributions in binary form must reproduce the above copyright 117ec8c789SLuiz Otavio O Souza * notice, this list of conditions and the following disclaimer in the 127ec8c789SLuiz Otavio O Souza * documentation and/or other materials provided with the distribution. 137ec8c789SLuiz Otavio O Souza * 147ec8c789SLuiz Otavio O Souza * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 157ec8c789SLuiz Otavio O Souza * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 167ec8c789SLuiz Otavio O Souza * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 177ec8c789SLuiz Otavio O Souza * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 187ec8c789SLuiz Otavio O Souza * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 197ec8c789SLuiz Otavio O Souza * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 207ec8c789SLuiz Otavio O Souza * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 217ec8c789SLuiz Otavio O Souza * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 227ec8c789SLuiz Otavio O Souza * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 237ec8c789SLuiz Otavio O Souza * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 247ec8c789SLuiz Otavio O Souza * SUCH DAMAGE. 257ec8c789SLuiz Otavio O Souza * 267ec8c789SLuiz Otavio O Souza * The magic-bit-bang sequence used in this code may be based on a linux 277ec8c789SLuiz Otavio O Souza * platform driver in the Allwinner SDK from Allwinner Technology Co., Ltd. 287ec8c789SLuiz Otavio O Souza * www.allwinnertech.com, by Daniel Wang <danielwang@allwinnertech.com> 297ec8c789SLuiz Otavio O Souza * though none of the original code was copied. 307ec8c789SLuiz Otavio O Souza */ 317ec8c789SLuiz Otavio O Souza 327ec8c789SLuiz Otavio O Souza #include "opt_bus.h" 337ec8c789SLuiz Otavio O Souza 347ec8c789SLuiz Otavio O Souza #include <sys/cdefs.h> 357ec8c789SLuiz Otavio O Souza __FBSDID("$FreeBSD$"); 367ec8c789SLuiz Otavio O Souza 377ec8c789SLuiz Otavio O Souza #include <sys/param.h> 387ec8c789SLuiz Otavio O Souza #include <sys/systm.h> 397ec8c789SLuiz Otavio O Souza #include <sys/bus.h> 407ec8c789SLuiz Otavio O Souza #include <sys/rman.h> 417ec8c789SLuiz Otavio O Souza #include <sys/kernel.h> 427ec8c789SLuiz Otavio O Souza #include <sys/module.h> 437ec8c789SLuiz Otavio O Souza 447ec8c789SLuiz Otavio O Souza #include <machine/bus.h> 457ec8c789SLuiz Otavio O Souza #include <dev/ofw/ofw_bus.h> 467ec8c789SLuiz Otavio O Souza #include <dev/ofw/ofw_bus_subr.h> 477ec8c789SLuiz Otavio O Souza 487ec8c789SLuiz Otavio O Souza #include <dev/ahci/ahci.h> 496a05f063SJared McNeill #include <dev/extres/clk/clk.h> 503898f9bdSKyle Evans #include <dev/extres/regulator/regulator.h> 517ec8c789SLuiz Otavio O Souza 527ec8c789SLuiz Otavio O Souza /* 537ec8c789SLuiz Otavio O Souza * Allwinner a1x/a2x/a8x SATA attachment. This is just the AHCI register 547ec8c789SLuiz Otavio O Souza * set with a few extra implementation-specific registers that need to 557ec8c789SLuiz Otavio O Souza * be accounted for. There's only one PHY in the system, and it needs 567ec8c789SLuiz Otavio O Souza * to be trained to bring the link up. In addition, there's some DMA 577ec8c789SLuiz Otavio O Souza * specific things that need to be done as well. These things are also 587ec8c789SLuiz Otavio O Souza * just about completely undocumented, except in ugly code in the Linux 597ec8c789SLuiz Otavio O Souza * SDK Allwinner releases. 607ec8c789SLuiz Otavio O Souza */ 617ec8c789SLuiz Otavio O Souza 627ec8c789SLuiz Otavio O Souza /* BITx -- Unknown bit that needs to be set/cleared at position x */ 637ec8c789SLuiz Otavio O Souza /* UFx -- Uknown multi-bit field frobbed during init */ 647ec8c789SLuiz Otavio O Souza #define AHCI_BISTAFR 0x00A0 657ec8c789SLuiz Otavio O Souza #define AHCI_BISTCR 0x00A4 667ec8c789SLuiz Otavio O Souza #define AHCI_BISTFCTR 0x00A8 677ec8c789SLuiz Otavio O Souza #define AHCI_BISTSR 0x00AC 687ec8c789SLuiz Otavio O Souza #define AHCI_BISTDECR 0x00B0 697ec8c789SLuiz Otavio O Souza #define AHCI_DIAGNR 0x00B4 707ec8c789SLuiz Otavio O Souza #define AHCI_DIAGNR1 0x00B8 717ec8c789SLuiz Otavio O Souza #define AHCI_OOBR 0x00BC 727ec8c789SLuiz Otavio O Souza #define AHCI_PHYCS0R 0x00C0 737ec8c789SLuiz Otavio O Souza /* Bits 0..17 are a mystery */ 747ec8c789SLuiz Otavio O Souza #define PHYCS0R_BIT18 (1 << 18) 757ec8c789SLuiz Otavio O Souza #define PHYCS0R_POWER_ENABLE (1 << 19) 767ec8c789SLuiz Otavio O Souza #define PHYCS0R_UF1_MASK (7 << 20) /* Unknown Field 1 */ 777ec8c789SLuiz Otavio O Souza #define PHYCS0R_UF1_INIT (3 << 20) 787ec8c789SLuiz Otavio O Souza #define PHYCS0R_BIT23 (1 << 23) 797ec8c789SLuiz Otavio O Souza #define PHYCS0R_UF2_MASK (7 << 24) /* Uknown Field 2 */ 807ec8c789SLuiz Otavio O Souza #define PHYCS0R_UF2_INIT (5 << 24) 817ec8c789SLuiz Otavio O Souza /* Bit 27 mystery */ 827ec8c789SLuiz Otavio O Souza #define PHYCS0R_POWER_STATUS_MASK (7 << 28) 837ec8c789SLuiz Otavio O Souza #define PHYCS0R_PS_GOOD (2 << 28) 847ec8c789SLuiz Otavio O Souza /* Bit 31 mystery */ 857ec8c789SLuiz Otavio O Souza #define AHCI_PHYCS1R 0x00C4 867ec8c789SLuiz Otavio O Souza /* Bits 0..5 are a mystery */ 877ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF1_MASK (3 << 6) 887ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF1_INIT (2 << 6) 897ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF2_MASK (0x1f << 8) 907ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF2_INIT (6 << 8) 917ec8c789SLuiz Otavio O Souza /* Bits 13..14 are a mystery */ 927ec8c789SLuiz Otavio O Souza #define PHYCS1R_BIT15 (1 << 15) 937ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF3_MASK (3 << 16) 947ec8c789SLuiz Otavio O Souza #define PHYCS1R_UF3_INIT (2 << 16) 957ec8c789SLuiz Otavio O Souza /* Bit 18 mystery */ 967ec8c789SLuiz Otavio O Souza #define PHYCS1R_HIGHZ (1 << 19) 977ec8c789SLuiz Otavio O Souza /* Bits 20..27 mystery */ 987ec8c789SLuiz Otavio O Souza #define PHYCS1R_BIT28 (1 << 28) 997ec8c789SLuiz Otavio O Souza /* Bits 29..31 mystery */ 1007ec8c789SLuiz Otavio O Souza #define AHCI_PHYCS2R 0x00C8 1017ec8c789SLuiz Otavio O Souza /* bits 0..4 mystery */ 1027ec8c789SLuiz Otavio O Souza #define PHYCS2R_UF1_MASK (0x1f << 5) 1037ec8c789SLuiz Otavio O Souza #define PHYCS2R_UF1_INIT (0x19 << 5) 1047ec8c789SLuiz Otavio O Souza /* Bits 10..23 mystery */ 1057ec8c789SLuiz Otavio O Souza #define PHYCS2R_CALIBRATE (1 << 24) 1067ec8c789SLuiz Otavio O Souza /* Bits 25..31 mystery */ 1077ec8c789SLuiz Otavio O Souza #define AHCI_TIMER1MS 0x00E0 1087ec8c789SLuiz Otavio O Souza #define AHCI_GPARAM1R 0x00E8 1097ec8c789SLuiz Otavio O Souza #define AHCI_GPARAM2R 0x00EC 1107ec8c789SLuiz Otavio O Souza #define AHCI_PPARAMR 0x00F0 1117ec8c789SLuiz Otavio O Souza #define AHCI_TESTR 0x00F4 1127ec8c789SLuiz Otavio O Souza #define AHCI_VERSIONR 0x00F8 1137ec8c789SLuiz Otavio O Souza #define AHCI_IDR 0x00FC 1147ec8c789SLuiz Otavio O Souza #define AHCI_RWCR 0x00FC 1157ec8c789SLuiz Otavio O Souza 1167ec8c789SLuiz Otavio O Souza #define AHCI_P0DMACR 0x0070 1177ec8c789SLuiz Otavio O Souza #define AHCI_P0PHYCR 0x0078 1187ec8c789SLuiz Otavio O Souza #define AHCI_P0PHYSR 0x007C 1197ec8c789SLuiz Otavio O Souza 1206a05f063SJared McNeill #define PLL_FREQ 100000000 1216a05f063SJared McNeill 1223898f9bdSKyle Evans struct ahci_a10_softc { 1233898f9bdSKyle Evans struct ahci_controller ahci_ctlr; 1243898f9bdSKyle Evans regulator_t ahci_reg; 1252fbeda2aSEmmanuel Vadot clk_t clk_pll; 1262fbeda2aSEmmanuel Vadot clk_t clk_gate; 1273898f9bdSKyle Evans }; 1283898f9bdSKyle Evans 1297ec8c789SLuiz Otavio O Souza static void inline 1307ec8c789SLuiz Otavio O Souza ahci_set(struct resource *m, bus_size_t off, uint32_t set) 1317ec8c789SLuiz Otavio O Souza { 1327ec8c789SLuiz Otavio O Souza uint32_t val = ATA_INL(m, off); 1337ec8c789SLuiz Otavio O Souza 1347ec8c789SLuiz Otavio O Souza val |= set; 1357ec8c789SLuiz Otavio O Souza ATA_OUTL(m, off, val); 1367ec8c789SLuiz Otavio O Souza } 1377ec8c789SLuiz Otavio O Souza 1387ec8c789SLuiz Otavio O Souza static void inline 1397ec8c789SLuiz Otavio O Souza ahci_clr(struct resource *m, bus_size_t off, uint32_t clr) 1407ec8c789SLuiz Otavio O Souza { 1417ec8c789SLuiz Otavio O Souza uint32_t val = ATA_INL(m, off); 1427ec8c789SLuiz Otavio O Souza 1437ec8c789SLuiz Otavio O Souza val &= ~clr; 1447ec8c789SLuiz Otavio O Souza ATA_OUTL(m, off, val); 1457ec8c789SLuiz Otavio O Souza } 1467ec8c789SLuiz Otavio O Souza 1477ec8c789SLuiz Otavio O Souza static void inline 1487ec8c789SLuiz Otavio O Souza ahci_mask_set(struct resource *m, bus_size_t off, uint32_t mask, uint32_t set) 1497ec8c789SLuiz Otavio O Souza { 1507ec8c789SLuiz Otavio O Souza uint32_t val = ATA_INL(m, off); 1517ec8c789SLuiz Otavio O Souza 1527ec8c789SLuiz Otavio O Souza val &= mask; 1537ec8c789SLuiz Otavio O Souza val |= set; 1547ec8c789SLuiz Otavio O Souza ATA_OUTL(m, off, val); 1557ec8c789SLuiz Otavio O Souza } 1567ec8c789SLuiz Otavio O Souza 1577ec8c789SLuiz Otavio O Souza /* 1587ec8c789SLuiz Otavio O Souza * Should this be phy_reset or phy_init 1597ec8c789SLuiz Otavio O Souza */ 1607ec8c789SLuiz Otavio O Souza #define PHY_RESET_TIMEOUT 1000 1617ec8c789SLuiz Otavio O Souza static void 1627ec8c789SLuiz Otavio O Souza ahci_a10_phy_reset(device_t dev) 1637ec8c789SLuiz Otavio O Souza { 1647ec8c789SLuiz Otavio O Souza uint32_t to, val; 1657ec8c789SLuiz Otavio O Souza struct ahci_controller *ctlr = device_get_softc(dev); 1667ec8c789SLuiz Otavio O Souza 1677ec8c789SLuiz Otavio O Souza /* 168cef367e6SEitan Adler * Here starts the magic -- most of the comments are based 1697ec8c789SLuiz Otavio O Souza * on guesswork, names of routines and printf error 1707ec8c789SLuiz Otavio O Souza * messages. The code works, but it will do that even if the 1717ec8c789SLuiz Otavio O Souza * comments are 100% BS. 1727ec8c789SLuiz Otavio O Souza */ 1737ec8c789SLuiz Otavio O Souza 1747ec8c789SLuiz Otavio O Souza /* 1757ec8c789SLuiz Otavio O Souza * Lock out other access while we initialize. Or at least that 1767ec8c789SLuiz Otavio O Souza * seems to be the case based on Linux SDK #defines. Maybe this 1777ec8c789SLuiz Otavio O Souza * put things into reset? 1787ec8c789SLuiz Otavio O Souza */ 1797ec8c789SLuiz Otavio O Souza ATA_OUTL(ctlr->r_mem, AHCI_RWCR, 0); 1807ec8c789SLuiz Otavio O Souza DELAY(100); 1817ec8c789SLuiz Otavio O Souza 1827ec8c789SLuiz Otavio O Souza /* 1837ec8c789SLuiz Otavio O Souza * Set bit 19 in PHYCS1R. Guessing this disables driving the PHY 1847ec8c789SLuiz Otavio O Souza * port for a bit while we reset things. 1857ec8c789SLuiz Otavio O Souza */ 1867ec8c789SLuiz Otavio O Souza ahci_set(ctlr->r_mem, AHCI_PHYCS1R, PHYCS1R_HIGHZ); 1877ec8c789SLuiz Otavio O Souza 1887ec8c789SLuiz Otavio O Souza /* 1897ec8c789SLuiz Otavio O Souza * Frob PHYCS0R... 1907ec8c789SLuiz Otavio O Souza */ 1917ec8c789SLuiz Otavio O Souza ahci_mask_set(ctlr->r_mem, AHCI_PHYCS0R, 1927ec8c789SLuiz Otavio O Souza ~PHYCS0R_UF2_MASK, 1937ec8c789SLuiz Otavio O Souza PHYCS0R_UF2_INIT | PHYCS0R_BIT23 | PHYCS0R_BIT18); 1947ec8c789SLuiz Otavio O Souza 1957ec8c789SLuiz Otavio O Souza /* 1967ec8c789SLuiz Otavio O Souza * Set three fields in PHYCS1R 1977ec8c789SLuiz Otavio O Souza */ 1987ec8c789SLuiz Otavio O Souza ahci_mask_set(ctlr->r_mem, AHCI_PHYCS1R, 1997ec8c789SLuiz Otavio O Souza ~(PHYCS1R_UF1_MASK | PHYCS1R_UF2_MASK | PHYCS1R_UF3_MASK), 2007ec8c789SLuiz Otavio O Souza PHYCS1R_UF1_INIT | PHYCS1R_UF2_INIT | PHYCS1R_UF3_INIT); 2017ec8c789SLuiz Otavio O Souza 2027ec8c789SLuiz Otavio O Souza /* 2037ec8c789SLuiz Otavio O Souza * Two more mystery bits in PHYCS1R. -- can these be combined above? 2047ec8c789SLuiz Otavio O Souza */ 2057ec8c789SLuiz Otavio O Souza ahci_set(ctlr->r_mem, AHCI_PHYCS1R, PHYCS1R_BIT15 | PHYCS1R_BIT28); 2067ec8c789SLuiz Otavio O Souza 2077ec8c789SLuiz Otavio O Souza /* 2087ec8c789SLuiz Otavio O Souza * Now clear that first mysery bit. Perhaps this starts 2097ec8c789SLuiz Otavio O Souza * driving the PHY again so we can power it up and start 2107ec8c789SLuiz Otavio O Souza * talking to the SATA drive, if any below. 2117ec8c789SLuiz Otavio O Souza */ 2127ec8c789SLuiz Otavio O Souza ahci_clr(ctlr->r_mem, AHCI_PHYCS1R, PHYCS1R_HIGHZ); 2137ec8c789SLuiz Otavio O Souza 2147ec8c789SLuiz Otavio O Souza /* 2157ec8c789SLuiz Otavio O Souza * Frob PHYCS0R again... 2167ec8c789SLuiz Otavio O Souza */ 2177ec8c789SLuiz Otavio O Souza ahci_mask_set(ctlr->r_mem, AHCI_PHYCS0R, 2187ec8c789SLuiz Otavio O Souza ~PHYCS0R_UF1_MASK, PHYCS0R_UF1_INIT); 2197ec8c789SLuiz Otavio O Souza 2207ec8c789SLuiz Otavio O Souza /* 2217ec8c789SLuiz Otavio O Souza * Frob PHYCS2R, because 25 means something? 2227ec8c789SLuiz Otavio O Souza */ 2237ec8c789SLuiz Otavio O Souza ahci_mask_set(ctlr->r_mem, AHCI_PHYCS2R, ~PHYCS2R_UF1_MASK, 2247ec8c789SLuiz Otavio O Souza PHYCS2R_UF1_INIT); 2257ec8c789SLuiz Otavio O Souza 2267ec8c789SLuiz Otavio O Souza DELAY(100); /* WAG */ 2277ec8c789SLuiz Otavio O Souza 2287ec8c789SLuiz Otavio O Souza /* 2297ec8c789SLuiz Otavio O Souza * Turn on the power to the PHY and wait for it to report back 2307ec8c789SLuiz Otavio O Souza * good? 2317ec8c789SLuiz Otavio O Souza */ 2327ec8c789SLuiz Otavio O Souza ahci_set(ctlr->r_mem, AHCI_PHYCS0R, PHYCS0R_POWER_ENABLE); 2337ec8c789SLuiz Otavio O Souza for (to = PHY_RESET_TIMEOUT; to > 0; to--) { 2347ec8c789SLuiz Otavio O Souza val = ATA_INL(ctlr->r_mem, AHCI_PHYCS0R); 2357ec8c789SLuiz Otavio O Souza if ((val & PHYCS0R_POWER_STATUS_MASK) == PHYCS0R_PS_GOOD) 2367ec8c789SLuiz Otavio O Souza break; 2377ec8c789SLuiz Otavio O Souza DELAY(10); 2387ec8c789SLuiz Otavio O Souza } 2397ec8c789SLuiz Otavio O Souza if (to == 0 && bootverbose) 2407ec8c789SLuiz Otavio O Souza device_printf(dev, "PHY Power Failed PHYCS0R = %#x\n", val); 2417ec8c789SLuiz Otavio O Souza 2427ec8c789SLuiz Otavio O Souza /* 2437ec8c789SLuiz Otavio O Souza * Calibrate the clocks between the device and the host. This appears 2447ec8c789SLuiz Otavio O Souza * to be an automated process that clears the bit when it is done. 2457ec8c789SLuiz Otavio O Souza */ 2467ec8c789SLuiz Otavio O Souza ahci_set(ctlr->r_mem, AHCI_PHYCS2R, PHYCS2R_CALIBRATE); 2477ec8c789SLuiz Otavio O Souza for (to = PHY_RESET_TIMEOUT; to > 0; to--) { 2487ec8c789SLuiz Otavio O Souza val = ATA_INL(ctlr->r_mem, AHCI_PHYCS2R); 2497ec8c789SLuiz Otavio O Souza if ((val & PHYCS2R_CALIBRATE) == 0) 2507ec8c789SLuiz Otavio O Souza break; 2517ec8c789SLuiz Otavio O Souza DELAY(10); 2527ec8c789SLuiz Otavio O Souza } 2537ec8c789SLuiz Otavio O Souza if (to == 0 && bootverbose) 2547ec8c789SLuiz Otavio O Souza device_printf(dev, "PHY Cal Failed PHYCS2R %#x\n", val); 2557ec8c789SLuiz Otavio O Souza 2567ec8c789SLuiz Otavio O Souza /* 2577ec8c789SLuiz Otavio O Souza * OK, let things settle down a bit. 2587ec8c789SLuiz Otavio O Souza */ 2597ec8c789SLuiz Otavio O Souza DELAY(1000); 2607ec8c789SLuiz Otavio O Souza 2617ec8c789SLuiz Otavio O Souza /* 2627ec8c789SLuiz Otavio O Souza * Go back into normal mode now that we've calibrated the PHY. 2637ec8c789SLuiz Otavio O Souza */ 2647ec8c789SLuiz Otavio O Souza ATA_OUTL(ctlr->r_mem, AHCI_RWCR, 7); 2657ec8c789SLuiz Otavio O Souza } 2667ec8c789SLuiz Otavio O Souza 2677ec8c789SLuiz Otavio O Souza static void 2687ec8c789SLuiz Otavio O Souza ahci_a10_ch_start(struct ahci_channel *ch) 2697ec8c789SLuiz Otavio O Souza { 2707ec8c789SLuiz Otavio O Souza uint32_t reg; 2717ec8c789SLuiz Otavio O Souza 2727ec8c789SLuiz Otavio O Souza /* 2737ec8c789SLuiz Otavio O Souza * Magical values from Allwinner SDK, setup the DMA before start 2747ec8c789SLuiz Otavio O Souza * operations on this channel. 2757ec8c789SLuiz Otavio O Souza */ 2767ec8c789SLuiz Otavio O Souza reg = ATA_INL(ch->r_mem, AHCI_P0DMACR); 2777ec8c789SLuiz Otavio O Souza reg &= ~0xff00; 2787ec8c789SLuiz Otavio O Souza reg |= 0x4400; 2797ec8c789SLuiz Otavio O Souza ATA_OUTL(ch->r_mem, AHCI_P0DMACR, reg); 2807ec8c789SLuiz Otavio O Souza } 2817ec8c789SLuiz Otavio O Souza 2827ec8c789SLuiz Otavio O Souza static int 2837ec8c789SLuiz Otavio O Souza ahci_a10_ctlr_reset(device_t dev) 2847ec8c789SLuiz Otavio O Souza { 2857ec8c789SLuiz Otavio O Souza 2867ec8c789SLuiz Otavio O Souza ahci_a10_phy_reset(dev); 2877ec8c789SLuiz Otavio O Souza 2887ec8c789SLuiz Otavio O Souza return (ahci_ctlr_reset(dev)); 2897ec8c789SLuiz Otavio O Souza } 2907ec8c789SLuiz Otavio O Souza 2917ec8c789SLuiz Otavio O Souza static int 2927ec8c789SLuiz Otavio O Souza ahci_a10_probe(device_t dev) 2937ec8c789SLuiz Otavio O Souza { 2947ec8c789SLuiz Otavio O Souza 2957ec8c789SLuiz Otavio O Souza if (!ofw_bus_is_compatible(dev, "allwinner,sun4i-a10-ahci")) 2967ec8c789SLuiz Otavio O Souza return (ENXIO); 2977ec8c789SLuiz Otavio O Souza device_set_desc(dev, "Allwinner Integrated AHCI controller"); 2987ec8c789SLuiz Otavio O Souza 2997ec8c789SLuiz Otavio O Souza return (BUS_PROBE_DEFAULT); 3007ec8c789SLuiz Otavio O Souza } 3017ec8c789SLuiz Otavio O Souza 3027ec8c789SLuiz Otavio O Souza static int 3037ec8c789SLuiz Otavio O Souza ahci_a10_attach(device_t dev) 3047ec8c789SLuiz Otavio O Souza { 3057ec8c789SLuiz Otavio O Souza int error; 3063898f9bdSKyle Evans struct ahci_a10_softc *sc; 3077ec8c789SLuiz Otavio O Souza struct ahci_controller *ctlr; 3087ec8c789SLuiz Otavio O Souza 3093898f9bdSKyle Evans sc = device_get_softc(dev); 3103898f9bdSKyle Evans ctlr = &sc->ahci_ctlr; 3116a05f063SJared McNeill 3127ec8c789SLuiz Otavio O Souza ctlr->quirks = AHCI_Q_NOPMP; 3137ec8c789SLuiz Otavio O Souza ctlr->vendorid = 0; 3147ec8c789SLuiz Otavio O Souza ctlr->deviceid = 0; 3157ec8c789SLuiz Otavio O Souza ctlr->subvendorid = 0; 3167ec8c789SLuiz Otavio O Souza ctlr->subdeviceid = 0; 3177ec8c789SLuiz Otavio O Souza ctlr->r_rid = 0; 3187ec8c789SLuiz Otavio O Souza if (!(ctlr->r_mem = bus_alloc_resource_any(dev, SYS_RES_MEMORY, 3197ec8c789SLuiz Otavio O Souza &ctlr->r_rid, RF_ACTIVE))) 3207ec8c789SLuiz Otavio O Souza return (ENXIO); 3217ec8c789SLuiz Otavio O Souza 3222fbeda2aSEmmanuel Vadot /* Enable the (optional) regulator */ 3232fbeda2aSEmmanuel Vadot if (regulator_get_by_ofw_property(dev, 0, "target-supply", 3242fbeda2aSEmmanuel Vadot &sc->ahci_reg) == 0) { 3253898f9bdSKyle Evans error = regulator_enable(sc->ahci_reg); 3263898f9bdSKyle Evans if (error != 0) { 3273898f9bdSKyle Evans device_printf(dev, "Could not enable regulator\n"); 3283898f9bdSKyle Evans goto fail; 3293898f9bdSKyle Evans } 3302fbeda2aSEmmanuel Vadot } 3313898f9bdSKyle Evans 3326a05f063SJared McNeill /* Enable clocks */ 3332fbeda2aSEmmanuel Vadot error = clk_get_by_ofw_index(dev, 0, 0, &sc->clk_gate); 3346a05f063SJared McNeill if (error != 0) { 3356a05f063SJared McNeill device_printf(dev, "Cannot get gate clock\n"); 3366a05f063SJared McNeill goto fail; 3376a05f063SJared McNeill } 3382fbeda2aSEmmanuel Vadot error = clk_get_by_ofw_index(dev, 0, 1, &sc->clk_pll); 3392ac5ef02SKyle Evans if (error != 0) { 3402ac5ef02SKyle Evans device_printf(dev, "Cannot get PLL clock\n"); 3412ac5ef02SKyle Evans goto fail; 3422ac5ef02SKyle Evans } 3432fbeda2aSEmmanuel Vadot error = clk_set_freq(sc->clk_pll, PLL_FREQ, CLK_SET_ROUND_DOWN); 3446a05f063SJared McNeill if (error != 0) { 3456a05f063SJared McNeill device_printf(dev, "Cannot set PLL frequency\n"); 3466a05f063SJared McNeill goto fail; 3476a05f063SJared McNeill } 3482fbeda2aSEmmanuel Vadot error = clk_enable(sc->clk_pll); 3496a05f063SJared McNeill if (error != 0) { 3506a05f063SJared McNeill device_printf(dev, "Cannot enable PLL\n"); 3516a05f063SJared McNeill goto fail; 3526a05f063SJared McNeill } 3532fbeda2aSEmmanuel Vadot error = clk_enable(sc->clk_gate); 3546a05f063SJared McNeill if (error != 0) { 3556a05f063SJared McNeill device_printf(dev, "Cannot enable clk gate\n"); 3566a05f063SJared McNeill goto fail; 3576a05f063SJared McNeill } 3587ec8c789SLuiz Otavio O Souza 3597ec8c789SLuiz Otavio O Souza /* Reset controller */ 3606a05f063SJared McNeill if ((error = ahci_a10_ctlr_reset(dev)) != 0) 3616a05f063SJared McNeill goto fail; 3627ec8c789SLuiz Otavio O Souza 3637ec8c789SLuiz Otavio O Souza /* 3647ec8c789SLuiz Otavio O Souza * No MSI registers on this platform. 3657ec8c789SLuiz Otavio O Souza */ 3667ec8c789SLuiz Otavio O Souza ctlr->msi = 0; 3677ec8c789SLuiz Otavio O Souza ctlr->numirqs = 1; 3687ec8c789SLuiz Otavio O Souza 3697ec8c789SLuiz Otavio O Souza /* Channel start callback(). */ 3707ec8c789SLuiz Otavio O Souza ctlr->ch_start = ahci_a10_ch_start; 3717ec8c789SLuiz Otavio O Souza 3727ec8c789SLuiz Otavio O Souza /* 3737ec8c789SLuiz Otavio O Souza * Note: ahci_attach will release ctlr->r_mem on errors automatically 3747ec8c789SLuiz Otavio O Souza */ 3757ec8c789SLuiz Otavio O Souza return (ahci_attach(dev)); 3766a05f063SJared McNeill 3776a05f063SJared McNeill fail: 3782fbeda2aSEmmanuel Vadot if (sc->ahci_reg != NULL) 3793898f9bdSKyle Evans regulator_disable(sc->ahci_reg); 3802fbeda2aSEmmanuel Vadot if (sc->clk_gate != NULL) 3812fbeda2aSEmmanuel Vadot clk_release(sc->clk_gate); 3822fbeda2aSEmmanuel Vadot if (sc->clk_pll != NULL) 3832fbeda2aSEmmanuel Vadot clk_release(sc->clk_pll); 3846a05f063SJared McNeill bus_release_resource(dev, SYS_RES_MEMORY, ctlr->r_rid, ctlr->r_mem); 3856a05f063SJared McNeill return (error); 3867ec8c789SLuiz Otavio O Souza } 3877ec8c789SLuiz Otavio O Souza 3887ec8c789SLuiz Otavio O Souza static int 3897ec8c789SLuiz Otavio O Souza ahci_a10_detach(device_t dev) 3907ec8c789SLuiz Otavio O Souza { 3912fbeda2aSEmmanuel Vadot struct ahci_a10_softc *sc; 3922fbeda2aSEmmanuel Vadot struct ahci_controller *ctlr; 3937ec8c789SLuiz Otavio O Souza 3942fbeda2aSEmmanuel Vadot sc = device_get_softc(dev); 3952fbeda2aSEmmanuel Vadot ctlr = &sc->ahci_ctlr; 3962fbeda2aSEmmanuel Vadot 3972fbeda2aSEmmanuel Vadot if (sc->ahci_reg != NULL) 3982fbeda2aSEmmanuel Vadot regulator_disable(sc->ahci_reg); 3992fbeda2aSEmmanuel Vadot if (sc->clk_gate != NULL) 4002fbeda2aSEmmanuel Vadot clk_release(sc->clk_gate); 4012fbeda2aSEmmanuel Vadot if (sc->clk_pll != NULL) 4022fbeda2aSEmmanuel Vadot clk_release(sc->clk_pll); 4032fbeda2aSEmmanuel Vadot bus_release_resource(dev, SYS_RES_MEMORY, ctlr->r_rid, ctlr->r_mem); 4047ec8c789SLuiz Otavio O Souza return (ahci_detach(dev)); 4057ec8c789SLuiz Otavio O Souza } 4067ec8c789SLuiz Otavio O Souza 4077ec8c789SLuiz Otavio O Souza static device_method_t ahci_ata_methods[] = { 4087ec8c789SLuiz Otavio O Souza DEVMETHOD(device_probe, ahci_a10_probe), 4097ec8c789SLuiz Otavio O Souza DEVMETHOD(device_attach, ahci_a10_attach), 4107ec8c789SLuiz Otavio O Souza DEVMETHOD(device_detach, ahci_a10_detach), 4117ec8c789SLuiz Otavio O Souza DEVMETHOD(bus_print_child, ahci_print_child), 4127ec8c789SLuiz Otavio O Souza DEVMETHOD(bus_alloc_resource, ahci_alloc_resource), 4137ec8c789SLuiz Otavio O Souza DEVMETHOD(bus_release_resource, ahci_release_resource), 4147ec8c789SLuiz Otavio O Souza DEVMETHOD(bus_setup_intr, ahci_setup_intr), 4157ec8c789SLuiz Otavio O Souza DEVMETHOD(bus_teardown_intr,ahci_teardown_intr), 416ddfc9c4cSWarner Losh DEVMETHOD(bus_child_location, ahci_child_location), 4177ec8c789SLuiz Otavio O Souza DEVMETHOD_END 4187ec8c789SLuiz Otavio O Souza }; 4197ec8c789SLuiz Otavio O Souza 4207ec8c789SLuiz Otavio O Souza static driver_t ahci_ata_driver = { 4217ec8c789SLuiz Otavio O Souza "ahci", 4227ec8c789SLuiz Otavio O Souza ahci_ata_methods, 4233898f9bdSKyle Evans sizeof(struct ahci_a10_softc) 4247ec8c789SLuiz Otavio O Souza }; 4257ec8c789SLuiz Otavio O Souza 426fe7cc38aSEmmanuel Vadot DRIVER_MODULE(a10_ahci, simplebus, ahci_ata_driver, ahci_devclass, 0, 0); 427