1343044c4SJared McNeill /*- 2343044c4SJared McNeill * Copyright (c) 2016 Jared McNeill <jmcneill@invisible.ca> 3343044c4SJared McNeill * All rights reserved. 4343044c4SJared McNeill * 5343044c4SJared McNeill * Redistribution and use in source and binary forms, with or without 6343044c4SJared McNeill * modification, are permitted provided that the following conditions 7343044c4SJared McNeill * are met: 8343044c4SJared McNeill * 1. Redistributions of source code must retain the above copyright 9343044c4SJared McNeill * notice, this list of conditions and the following disclaimer. 10343044c4SJared McNeill * 2. Redistributions in binary form must reproduce the above copyright 11343044c4SJared McNeill * notice, this list of conditions and the following disclaimer in the 12343044c4SJared McNeill * documentation and/or other materials provided with the distribution. 13343044c4SJared McNeill * 14343044c4SJared McNeill * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 15343044c4SJared McNeill * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 16343044c4SJared McNeill * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 17343044c4SJared McNeill * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 18343044c4SJared McNeill * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, 19343044c4SJared McNeill * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 20343044c4SJared McNeill * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED 21343044c4SJared McNeill * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, 22343044c4SJared McNeill * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 23343044c4SJared McNeill * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 24343044c4SJared McNeill * SUCH DAMAGE. 25343044c4SJared McNeill * 26343044c4SJared McNeill * $FreeBSD$ 27343044c4SJared McNeill */ 28343044c4SJared McNeill 29343044c4SJared McNeill /* 30343044c4SJared McNeill * Allwinner thermal sensor controller 31343044c4SJared McNeill */ 32343044c4SJared McNeill 33343044c4SJared McNeill #include <sys/cdefs.h> 34343044c4SJared McNeill __FBSDID("$FreeBSD$"); 35343044c4SJared McNeill 36343044c4SJared McNeill #include <sys/param.h> 37343044c4SJared McNeill #include <sys/systm.h> 38e2e050c8SConrad Meyer #include <sys/eventhandler.h> 39343044c4SJared McNeill #include <sys/bus.h> 40343044c4SJared McNeill #include <sys/rman.h> 41343044c4SJared McNeill #include <sys/kernel.h> 42343044c4SJared McNeill #include <sys/sysctl.h> 43d69d5ab0SJared McNeill #include <sys/reboot.h> 44343044c4SJared McNeill #include <sys/module.h> 453c2b90f1SJared McNeill #include <sys/cpu.h> 462e4f9347SJared McNeill #include <sys/taskqueue.h> 47343044c4SJared McNeill #include <machine/bus.h> 48343044c4SJared McNeill 49343044c4SJared McNeill #include <dev/ofw/ofw_bus.h> 50343044c4SJared McNeill #include <dev/ofw/ofw_bus_subr.h> 51343044c4SJared McNeill 52d69d5ab0SJared McNeill #include <dev/extres/clk/clk.h> 53d69d5ab0SJared McNeill #include <dev/extres/hwreset/hwreset.h> 5497eb836fSEmmanuel Vadot #include <dev/extres/nvmem/nvmem.h> 55d69d5ab0SJared McNeill 56343044c4SJared McNeill #include <arm/allwinner/aw_sid.h> 57343044c4SJared McNeill 583c2b90f1SJared McNeill #include "cpufreq_if.h" 5997eb836fSEmmanuel Vadot #include "nvmem_if.h" 603c2b90f1SJared McNeill 61343044c4SJared McNeill #define THS_CTRL0 0x00 62d69d5ab0SJared McNeill #define THS_CTRL1 0x04 63d69d5ab0SJared McNeill #define ADC_CALI_EN (1 << 17) 64343044c4SJared McNeill #define THS_CTRL2 0x40 65343044c4SJared McNeill #define SENSOR_ACQ1_SHIFT 16 66343044c4SJared McNeill #define SENSOR2_EN (1 << 2) 67343044c4SJared McNeill #define SENSOR1_EN (1 << 1) 68343044c4SJared McNeill #define SENSOR0_EN (1 << 0) 69343044c4SJared McNeill #define THS_INTC 0x44 70d19afc9aSEmmanuel Vadot #define THS_THERMAL_PER_SHIFT 12 71343044c4SJared McNeill #define THS_INTS 0x48 72d69d5ab0SJared McNeill #define THS2_DATA_IRQ_STS (1 << 10) 73d69d5ab0SJared McNeill #define THS1_DATA_IRQ_STS (1 << 9) 74d69d5ab0SJared McNeill #define THS0_DATA_IRQ_STS (1 << 8) 75d69d5ab0SJared McNeill #define SHUT_INT2_STS (1 << 6) 76d69d5ab0SJared McNeill #define SHUT_INT1_STS (1 << 5) 77d69d5ab0SJared McNeill #define SHUT_INT0_STS (1 << 4) 78d69d5ab0SJared McNeill #define ALARM_INT2_STS (1 << 2) 79d69d5ab0SJared McNeill #define ALARM_INT1_STS (1 << 1) 80d69d5ab0SJared McNeill #define ALARM_INT0_STS (1 << 0) 813c2b90f1SJared McNeill #define THS_ALARM0_CTRL 0x50 823c2b90f1SJared McNeill #define ALARM_T_HOT_MASK 0xfff 833c2b90f1SJared McNeill #define ALARM_T_HOT_SHIFT 16 843c2b90f1SJared McNeill #define ALARM_T_HYST_MASK 0xfff 853c2b90f1SJared McNeill #define ALARM_T_HYST_SHIFT 0 863c2b90f1SJared McNeill #define THS_SHUTDOWN0_CTRL 0x60 873c2b90f1SJared McNeill #define SHUT_T_HOT_MASK 0xfff 883c2b90f1SJared McNeill #define SHUT_T_HOT_SHIFT 16 89343044c4SJared McNeill #define THS_FILTER 0x70 90343044c4SJared McNeill #define THS_CALIB0 0x74 91343044c4SJared McNeill #define THS_CALIB1 0x78 92343044c4SJared McNeill #define THS_DATA0 0x80 93343044c4SJared McNeill #define THS_DATA1 0x84 94343044c4SJared McNeill #define THS_DATA2 0x88 95343044c4SJared McNeill #define DATA_MASK 0xfff 96343044c4SJared McNeill 97d19afc9aSEmmanuel Vadot #define A83T_CLK_RATE 24000000 98d19afc9aSEmmanuel Vadot #define A83T_ADC_ACQUIRE_TIME 23 /* 24Mhz/(23 + 1) = 1us */ 99d19afc9aSEmmanuel Vadot #define A83T_THERMAL_PER 1 /* 4096 * (1 + 1) / 24Mhz = 341 us */ 100d19afc9aSEmmanuel Vadot #define A83T_FILTER 0x5 /* Filter enabled, avg of 4 */ 101d69d5ab0SJared McNeill #define A83T_TEMP_BASE 2719000 1024e7f43baSJared McNeill #define A83T_TEMP_MUL 1000 103d69d5ab0SJared McNeill #define A83T_TEMP_DIV 14186 104d69d5ab0SJared McNeill 105d19afc9aSEmmanuel Vadot #define A64_CLK_RATE 4000000 106d19afc9aSEmmanuel Vadot #define A64_ADC_ACQUIRE_TIME 400 /* 4Mhz/(400 + 1) = 100 us */ 107d19afc9aSEmmanuel Vadot #define A64_THERMAL_PER 24 /* 4096 * (24 + 1) / 4Mhz = 25.6 ms */ 108d19afc9aSEmmanuel Vadot #define A64_FILTER 0x6 /* Filter enabled, avg of 8 */ 109d69d5ab0SJared McNeill #define A64_TEMP_BASE 2170000 1104e7f43baSJared McNeill #define A64_TEMP_MUL 1000 111d69d5ab0SJared McNeill #define A64_TEMP_DIV 8560 112d69d5ab0SJared McNeill 113d19afc9aSEmmanuel Vadot #define H3_CLK_RATE 4000000 1144e7f43baSJared McNeill #define H3_ADC_ACQUIRE_TIME 0x3f 115d19afc9aSEmmanuel Vadot #define H3_THERMAL_PER 401 116d19afc9aSEmmanuel Vadot #define H3_FILTER 0x6 /* Filter enabled, avg of 8 */ 1170a30b4b2SJared McNeill #define H3_TEMP_BASE 217 1183c2b90f1SJared McNeill #define H3_TEMP_MUL 1000 1190a30b4b2SJared McNeill #define H3_TEMP_DIV 8253 1200a30b4b2SJared McNeill #define H3_TEMP_MINUS 1794000 1210a30b4b2SJared McNeill #define H3_INIT_ALARM 90 /* degC */ 1220a30b4b2SJared McNeill #define H3_INIT_SHUT 105 /* degC */ 1234e7f43baSJared McNeill 124d19afc9aSEmmanuel Vadot #define H5_CLK_RATE 24000000 125d19afc9aSEmmanuel Vadot #define H5_ADC_ACQUIRE_TIME 479 /* 24Mhz/479 = 20us */ 126d19afc9aSEmmanuel Vadot #define H5_THERMAL_PER 58 /* 4096 * (58 + 1) / 24Mhz = 10ms */ 127d19afc9aSEmmanuel Vadot #define H5_FILTER 0x6 /* Filter enabled, avg of 8 */ 128d19afc9aSEmmanuel Vadot #define H5_TEMP_BASE 233832448 129d19afc9aSEmmanuel Vadot #define H5_TEMP_MUL 124885 130d19afc9aSEmmanuel Vadot #define H5_TEMP_DIV 20 131d19afc9aSEmmanuel Vadot #define H5_TEMP_BASE_CPU 271581184 132d19afc9aSEmmanuel Vadot #define H5_TEMP_MUL_CPU 152253 133d19afc9aSEmmanuel Vadot #define H5_TEMP_BASE_GPU 289406976 134d19afc9aSEmmanuel Vadot #define H5_TEMP_MUL_GPU 166724 135d19afc9aSEmmanuel Vadot #define H5_INIT_CPU_ALARM 80 /* degC */ 136d19afc9aSEmmanuel Vadot #define H5_INIT_CPU_SHUT 96 /* degC */ 137d19afc9aSEmmanuel Vadot #define H5_INIT_GPU_ALARM 84 /* degC */ 138d19afc9aSEmmanuel Vadot #define H5_INIT_GPU_SHUT 100 /* degC */ 139d19afc9aSEmmanuel Vadot 140d69d5ab0SJared McNeill #define TEMP_C_TO_K 273 141343044c4SJared McNeill #define SENSOR_ENABLE_ALL (SENSOR0_EN|SENSOR1_EN|SENSOR2_EN) 142d69d5ab0SJared McNeill #define SHUT_INT_ALL (SHUT_INT0_STS|SHUT_INT1_STS|SHUT_INT2_STS) 1433c2b90f1SJared McNeill #define ALARM_INT_ALL (ALARM_INT0_STS) 144343044c4SJared McNeill 145d69d5ab0SJared McNeill #define MAX_SENSORS 3 1463c2b90f1SJared McNeill #define MAX_CF_LEVELS 64 1473c2b90f1SJared McNeill 1483c2b90f1SJared McNeill #define THROTTLE_ENABLE_DEFAULT 1 1493c2b90f1SJared McNeill 1503c2b90f1SJared McNeill /* Enable thermal throttling */ 1513c2b90f1SJared McNeill static int aw_thermal_throttle_enable = THROTTLE_ENABLE_DEFAULT; 1523c2b90f1SJared McNeill TUNABLE_INT("hw.aw_thermal.throttle_enable", &aw_thermal_throttle_enable); 153343044c4SJared McNeill 154d69d5ab0SJared McNeill struct aw_thermal_sensor { 155343044c4SJared McNeill const char *name; 156343044c4SJared McNeill const char *desc; 1570a30b4b2SJared McNeill int init_alarm; 1580a30b4b2SJared McNeill int init_shut; 159343044c4SJared McNeill }; 160343044c4SJared McNeill 161d69d5ab0SJared McNeill struct aw_thermal_config { 162d69d5ab0SJared McNeill struct aw_thermal_sensor sensors[MAX_SENSORS]; 163d69d5ab0SJared McNeill int nsensors; 164d69d5ab0SJared McNeill uint64_t clk_rate; 165d69d5ab0SJared McNeill uint32_t adc_acquire_time; 1663c2b90f1SJared McNeill int adc_cali_en; 167d69d5ab0SJared McNeill uint32_t filter; 168d19afc9aSEmmanuel Vadot uint32_t thermal_per; 169d19afc9aSEmmanuel Vadot int (*to_temp)(uint32_t, int); 170d19afc9aSEmmanuel Vadot uint32_t (*to_reg)(int, int); 1714e7f43baSJared McNeill int temp_base; 1724e7f43baSJared McNeill int temp_mul; 1734e7f43baSJared McNeill int temp_div; 1743c2b90f1SJared McNeill int calib0, calib1; 1753c2b90f1SJared McNeill uint32_t calib0_mask, calib1_mask; 176d69d5ab0SJared McNeill }; 177d69d5ab0SJared McNeill 1783c2b90f1SJared McNeill static int 179d19afc9aSEmmanuel Vadot a83t_to_temp(uint32_t val, int sensor) 1803c2b90f1SJared McNeill { 1813c2b90f1SJared McNeill return ((A83T_TEMP_BASE - (val * A83T_TEMP_MUL)) / A83T_TEMP_DIV); 1823c2b90f1SJared McNeill } 1833c2b90f1SJared McNeill 184d69d5ab0SJared McNeill static const struct aw_thermal_config a83t_config = { 185d69d5ab0SJared McNeill .nsensors = 3, 186d69d5ab0SJared McNeill .sensors = { 187d69d5ab0SJared McNeill [0] = { 188d69d5ab0SJared McNeill .name = "cluster0", 189d69d5ab0SJared McNeill .desc = "CPU cluster 0 temperature", 190d69d5ab0SJared McNeill }, 191d69d5ab0SJared McNeill [1] = { 192d69d5ab0SJared McNeill .name = "cluster1", 193d69d5ab0SJared McNeill .desc = "CPU cluster 1 temperature", 194d69d5ab0SJared McNeill }, 195d69d5ab0SJared McNeill [2] = { 196d69d5ab0SJared McNeill .name = "gpu", 197d69d5ab0SJared McNeill .desc = "GPU temperature", 198d69d5ab0SJared McNeill }, 199d69d5ab0SJared McNeill }, 200d69d5ab0SJared McNeill .clk_rate = A83T_CLK_RATE, 201d69d5ab0SJared McNeill .adc_acquire_time = A83T_ADC_ACQUIRE_TIME, 2023c2b90f1SJared McNeill .adc_cali_en = 1, 203d69d5ab0SJared McNeill .filter = A83T_FILTER, 204d19afc9aSEmmanuel Vadot .thermal_per = A83T_THERMAL_PER, 2053c2b90f1SJared McNeill .to_temp = a83t_to_temp, 2063c2b90f1SJared McNeill .calib0_mask = 0xffffffff, 207d19afc9aSEmmanuel Vadot .calib1_mask = 0xffff, 208d69d5ab0SJared McNeill }; 209d69d5ab0SJared McNeill 2103c2b90f1SJared McNeill static int 211d19afc9aSEmmanuel Vadot a64_to_temp(uint32_t val, int sensor) 2123c2b90f1SJared McNeill { 2133c2b90f1SJared McNeill return ((A64_TEMP_BASE - (val * A64_TEMP_MUL)) / A64_TEMP_DIV); 2143c2b90f1SJared McNeill } 2153c2b90f1SJared McNeill 216d69d5ab0SJared McNeill static const struct aw_thermal_config a64_config = { 217d69d5ab0SJared McNeill .nsensors = 3, 218d69d5ab0SJared McNeill .sensors = { 219d69d5ab0SJared McNeill [0] = { 220d69d5ab0SJared McNeill .name = "cpu", 221d69d5ab0SJared McNeill .desc = "CPU temperature", 222d69d5ab0SJared McNeill }, 223d69d5ab0SJared McNeill [1] = { 224d69d5ab0SJared McNeill .name = "gpu1", 225d69d5ab0SJared McNeill .desc = "GPU temperature 1", 226d69d5ab0SJared McNeill }, 227d69d5ab0SJared McNeill [2] = { 228d69d5ab0SJared McNeill .name = "gpu2", 229d69d5ab0SJared McNeill .desc = "GPU temperature 2", 230d69d5ab0SJared McNeill }, 231d69d5ab0SJared McNeill }, 232d69d5ab0SJared McNeill .clk_rate = A64_CLK_RATE, 233d69d5ab0SJared McNeill .adc_acquire_time = A64_ADC_ACQUIRE_TIME, 234d19afc9aSEmmanuel Vadot .adc_cali_en = 1, 235d69d5ab0SJared McNeill .filter = A64_FILTER, 236d19afc9aSEmmanuel Vadot .thermal_per = A64_THERMAL_PER, 2373c2b90f1SJared McNeill .to_temp = a64_to_temp, 238d19afc9aSEmmanuel Vadot .calib0_mask = 0xffffffff, 239d19afc9aSEmmanuel Vadot .calib1_mask = 0xffff, 240343044c4SJared McNeill }; 241343044c4SJared McNeill 2423c2b90f1SJared McNeill static int 243d19afc9aSEmmanuel Vadot h3_to_temp(uint32_t val, int sensor) 2443c2b90f1SJared McNeill { 2450a30b4b2SJared McNeill return (H3_TEMP_BASE - ((val * H3_TEMP_MUL) / H3_TEMP_DIV)); 2460a30b4b2SJared McNeill } 2470a30b4b2SJared McNeill 2480a30b4b2SJared McNeill static uint32_t 249d19afc9aSEmmanuel Vadot h3_to_reg(int val, int sensor) 2500a30b4b2SJared McNeill { 2510a30b4b2SJared McNeill return ((H3_TEMP_MINUS - (val * H3_TEMP_DIV)) / H3_TEMP_MUL); 2523c2b90f1SJared McNeill } 2533c2b90f1SJared McNeill 2544e7f43baSJared McNeill static const struct aw_thermal_config h3_config = { 2554e7f43baSJared McNeill .nsensors = 1, 2564e7f43baSJared McNeill .sensors = { 2574e7f43baSJared McNeill [0] = { 2584e7f43baSJared McNeill .name = "cpu", 2594e7f43baSJared McNeill .desc = "CPU temperature", 2600a30b4b2SJared McNeill .init_alarm = H3_INIT_ALARM, 2610a30b4b2SJared McNeill .init_shut = H3_INIT_SHUT, 2624e7f43baSJared McNeill }, 2634e7f43baSJared McNeill }, 2644e7f43baSJared McNeill .clk_rate = H3_CLK_RATE, 2654e7f43baSJared McNeill .adc_acquire_time = H3_ADC_ACQUIRE_TIME, 266d19afc9aSEmmanuel Vadot .adc_cali_en = 1, 2674e7f43baSJared McNeill .filter = H3_FILTER, 268d19afc9aSEmmanuel Vadot .thermal_per = H3_THERMAL_PER, 2693c2b90f1SJared McNeill .to_temp = h3_to_temp, 2700a30b4b2SJared McNeill .to_reg = h3_to_reg, 271d19afc9aSEmmanuel Vadot .calib0_mask = 0xffff, 272d19afc9aSEmmanuel Vadot }; 273d19afc9aSEmmanuel Vadot 274d19afc9aSEmmanuel Vadot static int 275d19afc9aSEmmanuel Vadot h5_to_temp(uint32_t val, int sensor) 276d19afc9aSEmmanuel Vadot { 277d19afc9aSEmmanuel Vadot int tmp; 278d19afc9aSEmmanuel Vadot 279d19afc9aSEmmanuel Vadot /* Temp is lower than 70 degrees */ 280d19afc9aSEmmanuel Vadot if (val > 0x500) { 281d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE - (val * H5_TEMP_MUL); 282d19afc9aSEmmanuel Vadot tmp >>= H5_TEMP_DIV; 283d19afc9aSEmmanuel Vadot return (tmp); 284d19afc9aSEmmanuel Vadot } 285d19afc9aSEmmanuel Vadot 286d19afc9aSEmmanuel Vadot if (sensor == 0) 287d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE_CPU - (val * H5_TEMP_MUL_CPU); 288d19afc9aSEmmanuel Vadot else if (sensor == 1) 289d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE_GPU - (val * H5_TEMP_MUL_GPU); 290d19afc9aSEmmanuel Vadot else { 291d19afc9aSEmmanuel Vadot printf("Unknown sensor %d\n", sensor); 292d19afc9aSEmmanuel Vadot return (val); 293d19afc9aSEmmanuel Vadot } 294d19afc9aSEmmanuel Vadot 295d19afc9aSEmmanuel Vadot tmp >>= H5_TEMP_DIV; 296d19afc9aSEmmanuel Vadot return (tmp); 297d19afc9aSEmmanuel Vadot } 298d19afc9aSEmmanuel Vadot 299d19afc9aSEmmanuel Vadot static uint32_t 300d19afc9aSEmmanuel Vadot h5_to_reg(int val, int sensor) 301d19afc9aSEmmanuel Vadot { 302d19afc9aSEmmanuel Vadot int tmp; 303d19afc9aSEmmanuel Vadot 304d19afc9aSEmmanuel Vadot if (val < 70) { 305d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE - (val << H5_TEMP_DIV); 306d19afc9aSEmmanuel Vadot tmp /= H5_TEMP_MUL; 307d19afc9aSEmmanuel Vadot } else { 308d19afc9aSEmmanuel Vadot if (sensor == 0) { 309d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE_CPU - (val << H5_TEMP_DIV); 310d19afc9aSEmmanuel Vadot tmp /= H5_TEMP_MUL_CPU; 311d19afc9aSEmmanuel Vadot } else if (sensor == 1) { 312d19afc9aSEmmanuel Vadot tmp = H5_TEMP_BASE_GPU - (val << H5_TEMP_DIV); 313d19afc9aSEmmanuel Vadot tmp /= H5_TEMP_MUL_GPU; 314d19afc9aSEmmanuel Vadot } else { 315d19afc9aSEmmanuel Vadot printf("Unknown sensor %d\n", sensor); 316d19afc9aSEmmanuel Vadot return (val); 317d19afc9aSEmmanuel Vadot } 318d19afc9aSEmmanuel Vadot } 319d19afc9aSEmmanuel Vadot 320d19afc9aSEmmanuel Vadot return ((uint32_t)tmp); 321d19afc9aSEmmanuel Vadot } 322d19afc9aSEmmanuel Vadot 323d19afc9aSEmmanuel Vadot static const struct aw_thermal_config h5_config = { 324d19afc9aSEmmanuel Vadot .nsensors = 2, 325d19afc9aSEmmanuel Vadot .sensors = { 326d19afc9aSEmmanuel Vadot [0] = { 327d19afc9aSEmmanuel Vadot .name = "cpu", 328d19afc9aSEmmanuel Vadot .desc = "CPU temperature", 329d19afc9aSEmmanuel Vadot .init_alarm = H5_INIT_CPU_ALARM, 330d19afc9aSEmmanuel Vadot .init_shut = H5_INIT_CPU_SHUT, 331d19afc9aSEmmanuel Vadot }, 332d19afc9aSEmmanuel Vadot [1] = { 333d19afc9aSEmmanuel Vadot .name = "gpu", 334d19afc9aSEmmanuel Vadot .desc = "GPU temperature", 335d19afc9aSEmmanuel Vadot .init_alarm = H5_INIT_GPU_ALARM, 336d19afc9aSEmmanuel Vadot .init_shut = H5_INIT_GPU_SHUT, 337d19afc9aSEmmanuel Vadot }, 338d19afc9aSEmmanuel Vadot }, 339d19afc9aSEmmanuel Vadot .clk_rate = H5_CLK_RATE, 340d19afc9aSEmmanuel Vadot .adc_acquire_time = H5_ADC_ACQUIRE_TIME, 341d19afc9aSEmmanuel Vadot .filter = H5_FILTER, 342d19afc9aSEmmanuel Vadot .thermal_per = H5_THERMAL_PER, 343d19afc9aSEmmanuel Vadot .to_temp = h5_to_temp, 344d19afc9aSEmmanuel Vadot .to_reg = h5_to_reg, 345d19afc9aSEmmanuel Vadot .calib0_mask = 0xffffffff, 3464e7f43baSJared McNeill }; 3474e7f43baSJared McNeill 348343044c4SJared McNeill static struct ofw_compat_data compat_data[] = { 349d19afc9aSEmmanuel Vadot { "allwinner,sun8i-a83t-ths", (uintptr_t)&a83t_config }, 350d19afc9aSEmmanuel Vadot { "allwinner,sun8i-h3-ths", (uintptr_t)&h3_config }, 351d19afc9aSEmmanuel Vadot { "allwinner,sun50i-a64-ths", (uintptr_t)&a64_config }, 352d19afc9aSEmmanuel Vadot { "allwinner,sun50i-h5-ths", (uintptr_t)&h5_config }, 353343044c4SJared McNeill { NULL, (uintptr_t)NULL } 354343044c4SJared McNeill }; 355343044c4SJared McNeill 356343044c4SJared McNeill #define THS_CONF(d) \ 357343044c4SJared McNeill (void *)ofw_bus_search_compatible((d), compat_data)->ocd_data 358343044c4SJared McNeill 359343044c4SJared McNeill struct aw_thermal_softc { 3603c2b90f1SJared McNeill device_t dev; 361d69d5ab0SJared McNeill struct resource *res[2]; 362d69d5ab0SJared McNeill struct aw_thermal_config *conf; 3633c2b90f1SJared McNeill 3642e4f9347SJared McNeill struct task cf_task; 3653c2b90f1SJared McNeill int throttle; 3663c2b90f1SJared McNeill int min_freq; 3673c2b90f1SJared McNeill struct cf_level levels[MAX_CF_LEVELS]; 3683c2b90f1SJared McNeill eventhandler_tag cf_pre_tag; 369d19afc9aSEmmanuel Vadot 370d19afc9aSEmmanuel Vadot clk_t clk_apb; 371d19afc9aSEmmanuel Vadot clk_t clk_ths; 372343044c4SJared McNeill }; 373343044c4SJared McNeill 374343044c4SJared McNeill static struct resource_spec aw_thermal_spec[] = { 375343044c4SJared McNeill { SYS_RES_MEMORY, 0, RF_ACTIVE }, 376d69d5ab0SJared McNeill { SYS_RES_IRQ, 0, RF_ACTIVE }, 377343044c4SJared McNeill { -1, 0 } 378343044c4SJared McNeill }; 379343044c4SJared McNeill 380d69d5ab0SJared McNeill #define RD4(sc, reg) bus_read_4((sc)->res[0], (reg)) 381d69d5ab0SJared McNeill #define WR4(sc, reg, val) bus_write_4((sc)->res[0], (reg), (val)) 382343044c4SJared McNeill 383343044c4SJared McNeill static int 384343044c4SJared McNeill aw_thermal_init(struct aw_thermal_softc *sc) 385343044c4SJared McNeill { 38697eb836fSEmmanuel Vadot phandle_t node; 38797eb836fSEmmanuel Vadot uint32_t calib[2]; 388343044c4SJared McNeill int error; 389343044c4SJared McNeill 39097eb836fSEmmanuel Vadot node = ofw_bus_get_node(sc->dev); 391d19afc9aSEmmanuel Vadot if (nvmem_get_cell_len(node, "ths-calib") > sizeof(calib)) { 392d19afc9aSEmmanuel Vadot device_printf(sc->dev, "ths-calib nvmem cell is too large\n"); 393d19afc9aSEmmanuel Vadot return (ENXIO); 394d19afc9aSEmmanuel Vadot } 395d19afc9aSEmmanuel Vadot error = nvmem_read_cell_by_name(node, "ths-calib", 396d19afc9aSEmmanuel Vadot (void *)&calib, nvmem_get_cell_len(node, "ths-calib")); 39797eb836fSEmmanuel Vadot /* Read calibration settings from EFUSE */ 39897eb836fSEmmanuel Vadot if (error != 0) { 39997eb836fSEmmanuel Vadot device_printf(sc->dev, "Cannot read THS efuse\n"); 400343044c4SJared McNeill return (error); 40197eb836fSEmmanuel Vadot } 402343044c4SJared McNeill 40397eb836fSEmmanuel Vadot calib[0] &= sc->conf->calib0_mask; 40497eb836fSEmmanuel Vadot calib[1] &= sc->conf->calib1_mask; 4053c2b90f1SJared McNeill 406343044c4SJared McNeill /* Write calibration settings to thermal controller */ 40797eb836fSEmmanuel Vadot if (calib[0] != 0) 40897eb836fSEmmanuel Vadot WR4(sc, THS_CALIB0, calib[0]); 40997eb836fSEmmanuel Vadot if (calib[1] != 0) 41097eb836fSEmmanuel Vadot WR4(sc, THS_CALIB1, calib[1]); 411343044c4SJared McNeill 412343044c4SJared McNeill /* Configure ADC acquire time (CLK_IN/(N+1)) and enable sensors */ 413d69d5ab0SJared McNeill WR4(sc, THS_CTRL1, ADC_CALI_EN); 414d69d5ab0SJared McNeill WR4(sc, THS_CTRL0, sc->conf->adc_acquire_time); 415d69d5ab0SJared McNeill WR4(sc, THS_CTRL2, sc->conf->adc_acquire_time << SENSOR_ACQ1_SHIFT); 416343044c4SJared McNeill 417d19afc9aSEmmanuel Vadot /* Set thermal period */ 418d19afc9aSEmmanuel Vadot WR4(sc, THS_INTC, sc->conf->thermal_per << THS_THERMAL_PER_SHIFT); 419d19afc9aSEmmanuel Vadot 420343044c4SJared McNeill /* Enable average filter */ 421d69d5ab0SJared McNeill WR4(sc, THS_FILTER, sc->conf->filter); 422d69d5ab0SJared McNeill 423d69d5ab0SJared McNeill /* Enable interrupts */ 424d69d5ab0SJared McNeill WR4(sc, THS_INTS, RD4(sc, THS_INTS)); 425d19afc9aSEmmanuel Vadot WR4(sc, THS_INTC, RD4(sc, THS_INTC) | SHUT_INT_ALL | ALARM_INT_ALL); 426d69d5ab0SJared McNeill 427d69d5ab0SJared McNeill /* Enable sensors */ 428d69d5ab0SJared McNeill WR4(sc, THS_CTRL2, RD4(sc, THS_CTRL2) | SENSOR_ENABLE_ALL); 429343044c4SJared McNeill 430343044c4SJared McNeill return (0); 431343044c4SJared McNeill } 432343044c4SJared McNeill 433343044c4SJared McNeill static int 434d69d5ab0SJared McNeill aw_thermal_gettemp(struct aw_thermal_softc *sc, int sensor) 435d69d5ab0SJared McNeill { 436d69d5ab0SJared McNeill uint32_t val; 437d69d5ab0SJared McNeill 438d69d5ab0SJared McNeill val = RD4(sc, THS_DATA0 + (sensor * 4)); 439d69d5ab0SJared McNeill 440d19afc9aSEmmanuel Vadot return (sc->conf->to_temp(val, sensor)); 4413c2b90f1SJared McNeill } 4423c2b90f1SJared McNeill 4433c2b90f1SJared McNeill static int 4443c2b90f1SJared McNeill aw_thermal_getshut(struct aw_thermal_softc *sc, int sensor) 4453c2b90f1SJared McNeill { 4463c2b90f1SJared McNeill uint32_t val; 4473c2b90f1SJared McNeill 4483c2b90f1SJared McNeill val = RD4(sc, THS_SHUTDOWN0_CTRL + (sensor * 4)); 4493c2b90f1SJared McNeill val = (val >> SHUT_T_HOT_SHIFT) & SHUT_T_HOT_MASK; 4503c2b90f1SJared McNeill 451d19afc9aSEmmanuel Vadot return (sc->conf->to_temp(val, sensor)); 4520a30b4b2SJared McNeill } 4530a30b4b2SJared McNeill 4540a30b4b2SJared McNeill static void 4550a30b4b2SJared McNeill aw_thermal_setshut(struct aw_thermal_softc *sc, int sensor, int temp) 4560a30b4b2SJared McNeill { 4570a30b4b2SJared McNeill uint32_t val; 4580a30b4b2SJared McNeill 4590a30b4b2SJared McNeill val = RD4(sc, THS_SHUTDOWN0_CTRL + (sensor * 4)); 4600a30b4b2SJared McNeill val &= ~(SHUT_T_HOT_MASK << SHUT_T_HOT_SHIFT); 461d19afc9aSEmmanuel Vadot val |= (sc->conf->to_reg(temp, sensor) << SHUT_T_HOT_SHIFT); 4620a30b4b2SJared McNeill WR4(sc, THS_SHUTDOWN0_CTRL + (sensor * 4), val); 4633c2b90f1SJared McNeill } 4643c2b90f1SJared McNeill 4653c2b90f1SJared McNeill static int 4663c2b90f1SJared McNeill aw_thermal_gethyst(struct aw_thermal_softc *sc, int sensor) 4673c2b90f1SJared McNeill { 4683c2b90f1SJared McNeill uint32_t val; 4693c2b90f1SJared McNeill 4703c2b90f1SJared McNeill val = RD4(sc, THS_ALARM0_CTRL + (sensor * 4)); 4713c2b90f1SJared McNeill val = (val >> ALARM_T_HYST_SHIFT) & ALARM_T_HYST_MASK; 4723c2b90f1SJared McNeill 473d19afc9aSEmmanuel Vadot return (sc->conf->to_temp(val, sensor)); 4743c2b90f1SJared McNeill } 4753c2b90f1SJared McNeill 4763c2b90f1SJared McNeill static int 4773c2b90f1SJared McNeill aw_thermal_getalarm(struct aw_thermal_softc *sc, int sensor) 4783c2b90f1SJared McNeill { 4793c2b90f1SJared McNeill uint32_t val; 4803c2b90f1SJared McNeill 4813c2b90f1SJared McNeill val = RD4(sc, THS_ALARM0_CTRL + (sensor * 4)); 4823c2b90f1SJared McNeill val = (val >> ALARM_T_HOT_SHIFT) & ALARM_T_HOT_MASK; 4833c2b90f1SJared McNeill 484d19afc9aSEmmanuel Vadot return (sc->conf->to_temp(val, sensor)); 4850a30b4b2SJared McNeill } 4860a30b4b2SJared McNeill 4870a30b4b2SJared McNeill static void 4880a30b4b2SJared McNeill aw_thermal_setalarm(struct aw_thermal_softc *sc, int sensor, int temp) 4890a30b4b2SJared McNeill { 4900a30b4b2SJared McNeill uint32_t val; 4910a30b4b2SJared McNeill 4920a30b4b2SJared McNeill val = RD4(sc, THS_ALARM0_CTRL + (sensor * 4)); 4930a30b4b2SJared McNeill val &= ~(ALARM_T_HOT_MASK << ALARM_T_HOT_SHIFT); 494d19afc9aSEmmanuel Vadot val |= (sc->conf->to_reg(temp, sensor) << ALARM_T_HOT_SHIFT); 4950a30b4b2SJared McNeill WR4(sc, THS_ALARM0_CTRL + (sensor * 4), val); 496343044c4SJared McNeill } 497343044c4SJared McNeill 498343044c4SJared McNeill static int 499343044c4SJared McNeill aw_thermal_sysctl(SYSCTL_HANDLER_ARGS) 500343044c4SJared McNeill { 501343044c4SJared McNeill struct aw_thermal_softc *sc; 502d69d5ab0SJared McNeill int sensor, val; 503343044c4SJared McNeill 504343044c4SJared McNeill sc = arg1; 505343044c4SJared McNeill sensor = arg2; 506343044c4SJared McNeill 5070a30b4b2SJared McNeill val = aw_thermal_gettemp(sc, sensor) + TEMP_C_TO_K; 508343044c4SJared McNeill 509343044c4SJared McNeill return sysctl_handle_opaque(oidp, &val, sizeof(val), req); 510343044c4SJared McNeill } 511343044c4SJared McNeill 512d69d5ab0SJared McNeill static void 5133c2b90f1SJared McNeill aw_thermal_throttle(struct aw_thermal_softc *sc, int enable) 5143c2b90f1SJared McNeill { 5153c2b90f1SJared McNeill device_t cf_dev; 5163c2b90f1SJared McNeill int count, error; 5173c2b90f1SJared McNeill 5183c2b90f1SJared McNeill if (enable == sc->throttle) 5193c2b90f1SJared McNeill return; 5203c2b90f1SJared McNeill 5213c2b90f1SJared McNeill if (enable != 0) { 5223c2b90f1SJared McNeill /* Set the lowest available frequency */ 5233c2b90f1SJared McNeill cf_dev = devclass_get_device(devclass_find("cpufreq"), 0); 5243c2b90f1SJared McNeill if (cf_dev == NULL) 5253c2b90f1SJared McNeill return; 5263c2b90f1SJared McNeill count = MAX_CF_LEVELS; 5273c2b90f1SJared McNeill error = CPUFREQ_LEVELS(cf_dev, sc->levels, &count); 5283c2b90f1SJared McNeill if (error != 0 || count == 0) 5293c2b90f1SJared McNeill return; 5303c2b90f1SJared McNeill sc->min_freq = sc->levels[count - 1].total_set.freq; 5313c2b90f1SJared McNeill error = CPUFREQ_SET(cf_dev, &sc->levels[count - 1], 5323c2b90f1SJared McNeill CPUFREQ_PRIO_USER); 5333c2b90f1SJared McNeill if (error != 0) 5343c2b90f1SJared McNeill return; 5353c2b90f1SJared McNeill } 5363c2b90f1SJared McNeill 5373c2b90f1SJared McNeill sc->throttle = enable; 5383c2b90f1SJared McNeill } 5393c2b90f1SJared McNeill 5403c2b90f1SJared McNeill static void 5412e4f9347SJared McNeill aw_thermal_cf_task(void *arg, int pending) 5422e4f9347SJared McNeill { 5432e4f9347SJared McNeill struct aw_thermal_softc *sc; 5442e4f9347SJared McNeill 5452e4f9347SJared McNeill sc = arg; 5462e4f9347SJared McNeill 5472e4f9347SJared McNeill aw_thermal_throttle(sc, 1); 5482e4f9347SJared McNeill } 5492e4f9347SJared McNeill 5502e4f9347SJared McNeill static void 5513c2b90f1SJared McNeill aw_thermal_cf_pre_change(void *arg, const struct cf_level *level, int *status) 5523c2b90f1SJared McNeill { 5533c2b90f1SJared McNeill struct aw_thermal_softc *sc; 5543c2b90f1SJared McNeill int temp_cur, temp_alarm; 5553c2b90f1SJared McNeill 5563c2b90f1SJared McNeill sc = arg; 5573c2b90f1SJared McNeill 5583c2b90f1SJared McNeill if (aw_thermal_throttle_enable == 0 || sc->throttle == 0 || 5593c2b90f1SJared McNeill level->total_set.freq == sc->min_freq) 5603c2b90f1SJared McNeill return; 5613c2b90f1SJared McNeill 5623c2b90f1SJared McNeill temp_cur = aw_thermal_gettemp(sc, 0); 5633c2b90f1SJared McNeill temp_alarm = aw_thermal_getalarm(sc, 0); 5643c2b90f1SJared McNeill 5653c2b90f1SJared McNeill if (temp_cur < temp_alarm) 5663c2b90f1SJared McNeill aw_thermal_throttle(sc, 0); 5673c2b90f1SJared McNeill else 5683c2b90f1SJared McNeill *status = ENXIO; 5693c2b90f1SJared McNeill } 5703c2b90f1SJared McNeill 5713c2b90f1SJared McNeill static void 572d69d5ab0SJared McNeill aw_thermal_intr(void *arg) 573d69d5ab0SJared McNeill { 574d69d5ab0SJared McNeill struct aw_thermal_softc *sc; 575d69d5ab0SJared McNeill device_t dev; 576d69d5ab0SJared McNeill uint32_t ints; 577d69d5ab0SJared McNeill 578d69d5ab0SJared McNeill dev = arg; 579d69d5ab0SJared McNeill sc = device_get_softc(dev); 580d69d5ab0SJared McNeill 581d69d5ab0SJared McNeill ints = RD4(sc, THS_INTS); 582d69d5ab0SJared McNeill WR4(sc, THS_INTS, ints); 583d69d5ab0SJared McNeill 584d69d5ab0SJared McNeill if ((ints & SHUT_INT_ALL) != 0) { 585d69d5ab0SJared McNeill device_printf(dev, 586d69d5ab0SJared McNeill "WARNING - current temperature exceeds safe limits\n"); 587d69d5ab0SJared McNeill shutdown_nice(RB_POWEROFF); 588d69d5ab0SJared McNeill } 5893c2b90f1SJared McNeill 5903c2b90f1SJared McNeill if ((ints & ALARM_INT_ALL) != 0) 5912e4f9347SJared McNeill taskqueue_enqueue(taskqueue_thread, &sc->cf_task); 592d69d5ab0SJared McNeill } 593d69d5ab0SJared McNeill 594343044c4SJared McNeill static int 595343044c4SJared McNeill aw_thermal_probe(device_t dev) 596343044c4SJared McNeill { 597343044c4SJared McNeill if (!ofw_bus_status_okay(dev)) 598343044c4SJared McNeill return (ENXIO); 599343044c4SJared McNeill 600343044c4SJared McNeill if (THS_CONF(dev) == NULL) 601343044c4SJared McNeill return (ENXIO); 602343044c4SJared McNeill 603343044c4SJared McNeill device_set_desc(dev, "Allwinner Thermal Sensor Controller"); 604343044c4SJared McNeill return (BUS_PROBE_DEFAULT); 605343044c4SJared McNeill } 606343044c4SJared McNeill 607343044c4SJared McNeill static int 608343044c4SJared McNeill aw_thermal_attach(device_t dev) 609343044c4SJared McNeill { 610343044c4SJared McNeill struct aw_thermal_softc *sc; 611d69d5ab0SJared McNeill hwreset_t rst; 612d69d5ab0SJared McNeill int i, error; 613d69d5ab0SJared McNeill void *ih; 614343044c4SJared McNeill 615343044c4SJared McNeill sc = device_get_softc(dev); 616d19afc9aSEmmanuel Vadot sc->dev = dev; 617d69d5ab0SJared McNeill rst = NULL; 618d69d5ab0SJared McNeill ih = NULL; 619343044c4SJared McNeill 620343044c4SJared McNeill sc->conf = THS_CONF(dev); 6212e4f9347SJared McNeill TASK_INIT(&sc->cf_task, 0, aw_thermal_cf_task, sc); 622343044c4SJared McNeill 623d69d5ab0SJared McNeill if (bus_alloc_resources(dev, aw_thermal_spec, sc->res) != 0) { 624343044c4SJared McNeill device_printf(dev, "cannot allocate resources for device\n"); 625343044c4SJared McNeill return (ENXIO); 626343044c4SJared McNeill } 627343044c4SJared McNeill 628d19afc9aSEmmanuel Vadot if (clk_get_by_ofw_name(dev, 0, "apb", &sc->clk_apb) == 0) { 629d19afc9aSEmmanuel Vadot error = clk_enable(sc->clk_apb); 630d69d5ab0SJared McNeill if (error != 0) { 631d19afc9aSEmmanuel Vadot device_printf(dev, "cannot enable apb clock\n"); 632d69d5ab0SJared McNeill goto fail; 633d69d5ab0SJared McNeill } 634d69d5ab0SJared McNeill } 635d19afc9aSEmmanuel Vadot 636d19afc9aSEmmanuel Vadot if (clk_get_by_ofw_name(dev, 0, "ths", &sc->clk_ths) == 0) { 637d19afc9aSEmmanuel Vadot error = clk_set_freq(sc->clk_ths, sc->conf->clk_rate, 0); 638d69d5ab0SJared McNeill if (error != 0) { 639d69d5ab0SJared McNeill device_printf(dev, "cannot set ths clock rate\n"); 640d69d5ab0SJared McNeill goto fail; 641d69d5ab0SJared McNeill } 642d19afc9aSEmmanuel Vadot error = clk_enable(sc->clk_ths); 643d69d5ab0SJared McNeill if (error != 0) { 644d69d5ab0SJared McNeill device_printf(dev, "cannot enable ths clock\n"); 645d69d5ab0SJared McNeill goto fail; 646d69d5ab0SJared McNeill } 647d69d5ab0SJared McNeill } 648d19afc9aSEmmanuel Vadot 649d69d5ab0SJared McNeill if (hwreset_get_by_ofw_idx(dev, 0, 0, &rst) == 0) { 650d69d5ab0SJared McNeill error = hwreset_deassert(rst); 651d69d5ab0SJared McNeill if (error != 0) { 652d69d5ab0SJared McNeill device_printf(dev, "cannot de-assert reset\n"); 653d69d5ab0SJared McNeill goto fail; 654d69d5ab0SJared McNeill } 655d69d5ab0SJared McNeill } 656343044c4SJared McNeill 657d69d5ab0SJared McNeill error = bus_setup_intr(dev, sc->res[1], INTR_TYPE_MISC | INTR_MPSAFE, 658d69d5ab0SJared McNeill NULL, aw_thermal_intr, dev, &ih); 659d69d5ab0SJared McNeill if (error != 0) { 660d69d5ab0SJared McNeill device_printf(dev, "cannot setup interrupt handler\n"); 661d69d5ab0SJared McNeill goto fail; 662d69d5ab0SJared McNeill } 663d69d5ab0SJared McNeill 6640a30b4b2SJared McNeill for (i = 0; i < sc->conf->nsensors; i++) { 6650a30b4b2SJared McNeill if (sc->conf->sensors[i].init_alarm > 0) 6660a30b4b2SJared McNeill aw_thermal_setalarm(sc, i, 6670a30b4b2SJared McNeill sc->conf->sensors[i].init_alarm); 6680a30b4b2SJared McNeill if (sc->conf->sensors[i].init_shut > 0) 6690a30b4b2SJared McNeill aw_thermal_setshut(sc, i, 6700a30b4b2SJared McNeill sc->conf->sensors[i].init_shut); 6710a30b4b2SJared McNeill } 6720a30b4b2SJared McNeill 673d69d5ab0SJared McNeill if (aw_thermal_init(sc) != 0) 674d69d5ab0SJared McNeill goto fail; 675d69d5ab0SJared McNeill 676d69d5ab0SJared McNeill for (i = 0; i < sc->conf->nsensors; i++) 677343044c4SJared McNeill SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev), 678343044c4SJared McNeill SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), 679d69d5ab0SJared McNeill OID_AUTO, sc->conf->sensors[i].name, 680343044c4SJared McNeill CTLTYPE_INT | CTLFLAG_RD, 681d69d5ab0SJared McNeill sc, i, aw_thermal_sysctl, "IK0", 682d69d5ab0SJared McNeill sc->conf->sensors[i].desc); 683343044c4SJared McNeill 6843c2b90f1SJared McNeill if (bootverbose) 6853c2b90f1SJared McNeill for (i = 0; i < sc->conf->nsensors; i++) { 6863c2b90f1SJared McNeill device_printf(dev, 687d19afc9aSEmmanuel Vadot "%s: alarm %dC hyst %dC shut %dC\n", 688d19afc9aSEmmanuel Vadot sc->conf->sensors[i].name, 6890a30b4b2SJared McNeill aw_thermal_getalarm(sc, i), 6900a30b4b2SJared McNeill aw_thermal_gethyst(sc, i), 6910a30b4b2SJared McNeill aw_thermal_getshut(sc, i)); 6923c2b90f1SJared McNeill } 6933c2b90f1SJared McNeill 6943c2b90f1SJared McNeill sc->cf_pre_tag = EVENTHANDLER_REGISTER(cpufreq_pre_change, 6953c2b90f1SJared McNeill aw_thermal_cf_pre_change, sc, EVENTHANDLER_PRI_FIRST); 6963c2b90f1SJared McNeill 697343044c4SJared McNeill return (0); 698d69d5ab0SJared McNeill 699d69d5ab0SJared McNeill fail: 700d69d5ab0SJared McNeill if (ih != NULL) 701d69d5ab0SJared McNeill bus_teardown_intr(dev, sc->res[1], ih); 702d69d5ab0SJared McNeill if (rst != NULL) 703d69d5ab0SJared McNeill hwreset_release(rst); 704d19afc9aSEmmanuel Vadot if (sc->clk_apb != NULL) 705d19afc9aSEmmanuel Vadot clk_release(sc->clk_apb); 706d19afc9aSEmmanuel Vadot if (sc->clk_ths != NULL) 707d19afc9aSEmmanuel Vadot clk_release(sc->clk_ths); 708d69d5ab0SJared McNeill bus_release_resources(dev, aw_thermal_spec, sc->res); 709d69d5ab0SJared McNeill 710d69d5ab0SJared McNeill return (ENXIO); 711343044c4SJared McNeill } 712343044c4SJared McNeill 713343044c4SJared McNeill static device_method_t aw_thermal_methods[] = { 714343044c4SJared McNeill /* Device interface */ 715343044c4SJared McNeill DEVMETHOD(device_probe, aw_thermal_probe), 716343044c4SJared McNeill DEVMETHOD(device_attach, aw_thermal_attach), 717343044c4SJared McNeill 718343044c4SJared McNeill DEVMETHOD_END 719343044c4SJared McNeill }; 720343044c4SJared McNeill 721343044c4SJared McNeill static driver_t aw_thermal_driver = { 722343044c4SJared McNeill "aw_thermal", 723343044c4SJared McNeill aw_thermal_methods, 724343044c4SJared McNeill sizeof(struct aw_thermal_softc), 725343044c4SJared McNeill }; 726343044c4SJared McNeill 727343044c4SJared McNeill static devclass_t aw_thermal_devclass; 728343044c4SJared McNeill 729343044c4SJared McNeill DRIVER_MODULE(aw_thermal, simplebus, aw_thermal_driver, aw_thermal_devclass, 730343044c4SJared McNeill 0, 0); 731343044c4SJared McNeill MODULE_VERSION(aw_thermal, 1); 732f9b1c6a0SEmmanuel Vadot MODULE_DEPEND(aw_thermal, aw_sid, 1, 1, 1); 733f9b1c6a0SEmmanuel Vadot SIMPLEBUS_PNP_INFO(compat_data); 734