1 /*- 2 * Copyright (c) 1997, 1998-2003 3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright 9 * notice, this list of conditions and the following disclaimer. 10 * 2. Redistributions in binary form must reproduce the above copyright 11 * notice, this list of conditions and the following disclaimer in the 12 * documentation and/or other materials provided with the distribution. 13 * 3. All advertising materials mentioning features or use of this software 14 * must display the following acknowledgement: 15 * This product includes software developed by Bill Paul. 16 * 4. Neither the name of the author nor the names of any co-contributors 17 * may be used to endorse or promote products derived from this software 18 * without specific prior written permission. 19 * 20 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 21 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 22 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 23 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 30 * THE POSSIBILITY OF SUCH DAMAGE. 31 */ 32 33 /* 34 * RealTek 8129/8139 register offsets 35 */ 36 #define RL_IDR0 0x0000 /* ID register 0 (station addr) */ 37 #define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */ 38 #define RL_IDR2 0x0002 39 #define RL_IDR3 0x0003 40 #define RL_IDR4 0x0004 41 #define RL_IDR5 0x0005 42 /* 0006-0007 reserved */ 43 #define RL_MAR0 0x0008 /* Multicast hash table */ 44 #define RL_MAR1 0x0009 45 #define RL_MAR2 0x000A 46 #define RL_MAR3 0x000B 47 #define RL_MAR4 0x000C 48 #define RL_MAR5 0x000D 49 #define RL_MAR6 0x000E 50 #define RL_MAR7 0x000F 51 52 #define RL_TXSTAT0 0x0010 /* status of TX descriptor 0 */ 53 #define RL_TXSTAT1 0x0014 /* status of TX descriptor 1 */ 54 #define RL_TXSTAT2 0x0018 /* status of TX descriptor 2 */ 55 #define RL_TXSTAT3 0x001C /* status of TX descriptor 3 */ 56 57 #define RL_TXADDR0 0x0020 /* address of TX descriptor 0 */ 58 #define RL_TXADDR1 0x0024 /* address of TX descriptor 1 */ 59 #define RL_TXADDR2 0x0028 /* address of TX descriptor 2 */ 60 #define RL_TXADDR3 0x002C /* address of TX descriptor 3 */ 61 62 #define RL_RXADDR 0x0030 /* RX ring start address */ 63 #define RL_RX_EARLY_BYTES 0x0034 /* RX early byte count */ 64 #define RL_RX_EARLY_STAT 0x0036 /* RX early status */ 65 #define RL_COMMAND 0x0037 /* command register */ 66 #define RL_CURRXADDR 0x0038 /* current address of packet read */ 67 #define RL_CURRXBUF 0x003A /* current RX buffer address */ 68 #define RL_IMR 0x003C /* interrupt mask register */ 69 #define RL_ISR 0x003E /* interrupt status register */ 70 #define RL_TXCFG 0x0040 /* transmit config */ 71 #define RL_RXCFG 0x0044 /* receive config */ 72 #define RL_TIMERCNT 0x0048 /* timer count register */ 73 #define RL_MISSEDPKT 0x004C /* missed packet counter */ 74 #define RL_EECMD 0x0050 /* EEPROM command register */ 75 76 /* RTL8139/RTL8139C+ only */ 77 #define RL_8139_CFG0 0x0051 /* config register #0 */ 78 #define RL_8139_CFG1 0x0052 /* config register #1 */ 79 #define RL_8139_CFG3 0x0059 /* config register #3 */ 80 #define RL_8139_CFG4 0x005A /* config register #4 */ 81 #define RL_8139_CFG5 0x00D8 /* config register #5 */ 82 83 #define RL_CFG0 0x0051 /* config register #0 */ 84 #define RL_CFG1 0x0052 /* config register #1 */ 85 #define RL_CFG2 0x0053 /* config register #2 */ 86 #define RL_CFG3 0x0054 /* config register #3 */ 87 #define RL_CFG4 0x0055 /* config register #4 */ 88 #define RL_CFG5 0x0056 /* config register #5 */ 89 /* 0057 reserved */ 90 #define RL_MEDIASTAT 0x0058 /* media status register (8139) */ 91 /* 0059-005A reserved */ 92 #define RL_MII 0x005A /* 8129 chip only */ 93 #define RL_HALTCLK 0x005B 94 #define RL_MULTIINTR 0x005C /* multiple interrupt */ 95 #define RL_PCIREV 0x005E /* PCI revision value */ 96 /* 005F reserved */ 97 #define RL_TXSTAT_ALL 0x0060 /* TX status of all descriptors */ 98 99 /* Direct PHY access registers only available on 8139 */ 100 #define RL_BMCR 0x0062 /* PHY basic mode control */ 101 #define RL_BMSR 0x0064 /* PHY basic mode status */ 102 #define RL_ANAR 0x0066 /* PHY autoneg advert */ 103 #define RL_LPAR 0x0068 /* PHY link partner ability */ 104 #define RL_ANER 0x006A /* PHY autoneg expansion */ 105 106 #define RL_DISCCNT 0x006C /* disconnect counter */ 107 #define RL_FALSECAR 0x006E /* false carrier counter */ 108 #define RL_NWAYTST 0x0070 /* NWAY test register */ 109 #define RL_RX_ER 0x0072 /* RX_ER counter */ 110 #define RL_CSCFG 0x0074 /* CS configuration register */ 111 112 /* 113 * When operating in special C+ mode, some of the registers in an 114 * 8139C+ chip have different definitions. These are also used for 115 * the 8169 gigE chip. 116 */ 117 #define RL_DUMPSTATS_LO 0x0010 /* counter dump command register */ 118 #define RL_DUMPSTATS_HI 0x0014 /* counter dump command register */ 119 #define RL_TXLIST_ADDR_LO 0x0020 /* 64 bits, 256 byte alignment */ 120 #define RL_TXLIST_ADDR_HI 0x0024 /* 64 bits, 256 byte alignment */ 121 #define RL_TXLIST_ADDR_HPRIO_LO 0x0028 /* 64 bits, 256 byte alignment */ 122 #define RL_TXLIST_ADDR_HPRIO_HI 0x002C /* 64 bits, 256 byte alignment */ 123 #define RL_CFG2 0x0053 124 #define RL_TIMERINT 0x0054 /* interrupt on timer expire */ 125 #define RL_TXSTART 0x00D9 /* 8 bits */ 126 #define RL_CPLUS_CMD 0x00E0 /* 16 bits */ 127 #define RL_RXLIST_ADDR_LO 0x00E4 /* 64 bits, 256 byte alignment */ 128 #define RL_RXLIST_ADDR_HI 0x00E8 /* 64 bits, 256 byte alignment */ 129 #define RL_EARLY_TX_THRESH 0x00EC /* 8 bits */ 130 131 /* 132 * Registers specific to the 8169 gigE chip 133 */ 134 #define RL_GTXSTART 0x0038 /* 8 bits */ 135 #define RL_TIMERINT_8169 0x0058 /* different offset than 8139 */ 136 #define RL_PHYAR 0x0060 137 #define RL_TBICSR 0x0064 138 #define RL_TBI_ANAR 0x0068 139 #define RL_TBI_LPAR 0x006A 140 #define RL_GMEDIASTAT 0x006C /* 8 bits */ 141 #define RL_MACDBG 0x006D /* 8 bits, 8168C SPIN2 only */ 142 #define RL_GPIO 0x006E /* 8 bits, 8168C SPIN2 only */ 143 #define RL_PMCH 0x006F /* 8 bits */ 144 #define RL_MAXRXPKTLEN 0x00DA /* 16 bits, chip multiplies by 8 */ 145 #define RL_INTRMOD 0x00E2 /* 16 bits */ 146 #define RL_MISC 0x00F0 147 148 /* 149 * TX config register bits 150 */ 151 #define RL_TXCFG_CLRABRT 0x00000001 /* retransmit aborted pkt */ 152 #define RL_TXCFG_MAXDMA 0x00000700 /* max DMA burst size */ 153 #define RL_TXCFG_QUEUE_EMPTY 0x00000800 /* 8168E-VL or higher */ 154 #define RL_TXCFG_CRCAPPEND 0x00010000 /* CRC append (0 = yes) */ 155 #define RL_TXCFG_LOOPBKTST 0x00060000 /* loopback test */ 156 #define RL_TXCFG_IFG2 0x00080000 /* 8169 only */ 157 #define RL_TXCFG_IFG 0x03000000 /* interframe gap */ 158 #define RL_TXCFG_HWREV 0x7CC00000 159 160 #define RL_LOOPTEST_OFF 0x00000000 161 #define RL_LOOPTEST_ON 0x00020000 162 #define RL_LOOPTEST_ON_CPLUS 0x00060000 163 164 /* Known revision codes. */ 165 #define RL_HWREV_8169 0x00000000 166 #define RL_HWREV_8169S 0x00800000 167 #define RL_HWREV_8110S 0x04000000 168 #define RL_HWREV_8169_8110SB 0x10000000 169 #define RL_HWREV_8169_8110SC 0x18000000 170 #define RL_HWREV_8401E 0x24000000 171 #define RL_HWREV_8102EL 0x24800000 172 #define RL_HWREV_8102EL_SPIN1 0x24C00000 173 #define RL_HWREV_8168D 0x28000000 174 #define RL_HWREV_8168DP 0x28800000 175 #define RL_HWREV_8168E 0x2C000000 176 #define RL_HWREV_8168E_VL 0x2C800000 177 #define RL_HWREV_8168B_SPIN1 0x30000000 178 #define RL_HWREV_8100E 0x30800000 179 #define RL_HWREV_8101E 0x34000000 180 #define RL_HWREV_8102E 0x34800000 181 #define RL_HWREV_8103E 0x34C00000 182 #define RL_HWREV_8168B_SPIN2 0x38000000 183 #define RL_HWREV_8168B_SPIN3 0x38400000 184 #define RL_HWREV_8168C 0x3C000000 185 #define RL_HWREV_8168C_SPIN2 0x3C400000 186 #define RL_HWREV_8168CP 0x3C800000 187 #define RL_HWREV_8105E 0x40800000 188 #define RL_HWREV_8105E_SPIN1 0x40C00000 189 #define RL_HWREV_8402 0x44000000 190 #define RL_HWREV_8106E 0x44800000 191 #define RL_HWREV_8168F 0x48000000 192 #define RL_HWREV_8411 0x48800000 193 #define RL_HWREV_8168G 0x4C000000 194 #define RL_HWREV_8168EP 0x50000000 195 #define RL_HWREV_8168GU 0x50800000 196 #define RL_HWREV_8168H 0x54000000 197 #define RL_HWREV_8411B 0x5C800000 198 #define RL_HWREV_8139 0x60000000 199 #define RL_HWREV_8139A 0x70000000 200 #define RL_HWREV_8139AG 0x70800000 201 #define RL_HWREV_8139B 0x78000000 202 #define RL_HWREV_8130 0x7C000000 203 #define RL_HWREV_8139C 0x74000000 204 #define RL_HWREV_8139D 0x74400000 205 #define RL_HWREV_8139CPLUS 0x74800000 206 #define RL_HWREV_8101 0x74C00000 207 #define RL_HWREV_8100 0x78800000 208 #define RL_HWREV_8169_8110SBL 0x7CC00000 209 #define RL_HWREV_8169_8110SCE 0x98000000 210 211 #define RL_TXDMA_16BYTES 0x00000000 212 #define RL_TXDMA_32BYTES 0x00000100 213 #define RL_TXDMA_64BYTES 0x00000200 214 #define RL_TXDMA_128BYTES 0x00000300 215 #define RL_TXDMA_256BYTES 0x00000400 216 #define RL_TXDMA_512BYTES 0x00000500 217 #define RL_TXDMA_1024BYTES 0x00000600 218 #define RL_TXDMA_2048BYTES 0x00000700 219 220 /* 221 * Transmit descriptor status register bits. 222 */ 223 #define RL_TXSTAT_LENMASK 0x00001FFF 224 #define RL_TXSTAT_OWN 0x00002000 225 #define RL_TXSTAT_TX_UNDERRUN 0x00004000 226 #define RL_TXSTAT_TX_OK 0x00008000 227 #define RL_TXSTAT_EARLY_THRESH 0x003F0000 228 #define RL_TXSTAT_COLLCNT 0x0F000000 229 #define RL_TXSTAT_CARR_HBEAT 0x10000000 230 #define RL_TXSTAT_OUTOFWIN 0x20000000 231 #define RL_TXSTAT_TXABRT 0x40000000 232 #define RL_TXSTAT_CARRLOSS 0x80000000 233 234 /* 235 * Interrupt status register bits. 236 */ 237 #define RL_ISR_RX_OK 0x0001 238 #define RL_ISR_RX_ERR 0x0002 239 #define RL_ISR_TX_OK 0x0004 240 #define RL_ISR_TX_ERR 0x0008 241 #define RL_ISR_RX_OVERRUN 0x0010 242 #define RL_ISR_PKT_UNDERRUN 0x0020 243 #define RL_ISR_LINKCHG 0x0020 /* 8169 only */ 244 #define RL_ISR_FIFO_OFLOW 0x0040 /* 8139 only */ 245 #define RL_ISR_TX_DESC_UNAVAIL 0x0080 /* C+ only */ 246 #define RL_ISR_SWI 0x0100 /* C+ only */ 247 #define RL_ISR_CABLE_LEN_CHGD 0x2000 248 #define RL_ISR_PCS_TIMEOUT 0x4000 /* 8129 only */ 249 #define RL_ISR_TIMEOUT_EXPIRED 0x4000 250 #define RL_ISR_SYSTEM_ERR 0x8000 251 252 #define RL_INTRS \ 253 (RL_ISR_TX_OK|RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR| \ 254 RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 255 RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR) 256 257 #ifdef RE_TX_MODERATION 258 #define RL_INTRS_CPLUS \ 259 (RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR| \ 260 RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 261 RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR|RL_ISR_TIMEOUT_EXPIRED) 262 #else 263 #define RL_INTRS_CPLUS \ 264 (RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR|RL_ISR_TX_OK| \ 265 RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 266 RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR|RL_ISR_TIMEOUT_EXPIRED) 267 #endif 268 269 /* 270 * Media status register. (8139 only) 271 */ 272 #define RL_MEDIASTAT_RXPAUSE 0x01 273 #define RL_MEDIASTAT_TXPAUSE 0x02 274 #define RL_MEDIASTAT_LINK 0x04 275 #define RL_MEDIASTAT_SPEED10 0x08 276 #define RL_MEDIASTAT_RXFLOWCTL 0x40 /* duplex mode */ 277 #define RL_MEDIASTAT_TXFLOWCTL 0x80 /* duplex mode */ 278 279 /* 280 * Receive config register. 281 */ 282 #define RL_RXCFG_RX_ALLPHYS 0x00000001 /* accept all nodes */ 283 #define RL_RXCFG_RX_INDIV 0x00000002 /* match filter */ 284 #define RL_RXCFG_RX_MULTI 0x00000004 /* accept all multicast */ 285 #define RL_RXCFG_RX_BROAD 0x00000008 /* accept all broadcast */ 286 #define RL_RXCFG_RX_RUNT 0x00000010 287 #define RL_RXCFG_RX_ERRPKT 0x00000020 288 #define RL_RXCFG_WRAP 0x00000080 289 #define RL_RXCFG_EARLYOFFV2 0x00000800 290 #define RL_RXCFG_MAXDMA 0x00000700 291 #define RL_RXCFG_BUFSZ 0x00001800 292 #define RL_RXCFG_EARLYOFF 0x00003800 293 #define RL_RXCFG_FIFOTHRESH 0x0000E000 294 #define RL_RXCFG_EARLYTHRESH 0x07000000 295 296 #define RL_RXDMA_16BYTES 0x00000000 297 #define RL_RXDMA_32BYTES 0x00000100 298 #define RL_RXDMA_64BYTES 0x00000200 299 #define RL_RXDMA_128BYTES 0x00000300 300 #define RL_RXDMA_256BYTES 0x00000400 301 #define RL_RXDMA_512BYTES 0x00000500 302 #define RL_RXDMA_1024BYTES 0x00000600 303 #define RL_RXDMA_UNLIMITED 0x00000700 304 305 #define RL_RXBUF_8 0x00000000 306 #define RL_RXBUF_16 0x00000800 307 #define RL_RXBUF_32 0x00001000 308 #define RL_RXBUF_64 0x00001800 309 310 #define RL_RXFIFO_16BYTES 0x00000000 311 #define RL_RXFIFO_32BYTES 0x00002000 312 #define RL_RXFIFO_64BYTES 0x00004000 313 #define RL_RXFIFO_128BYTES 0x00006000 314 #define RL_RXFIFO_256BYTES 0x00008000 315 #define RL_RXFIFO_512BYTES 0x0000A000 316 #define RL_RXFIFO_1024BYTES 0x0000C000 317 #define RL_RXFIFO_NOTHRESH 0x0000E000 318 319 /* 320 * Bits in RX status header (included with RX'ed packet 321 * in ring buffer). 322 */ 323 #define RL_RXSTAT_RXOK 0x00000001 324 #define RL_RXSTAT_ALIGNERR 0x00000002 325 #define RL_RXSTAT_CRCERR 0x00000004 326 #define RL_RXSTAT_GIANT 0x00000008 327 #define RL_RXSTAT_RUNT 0x00000010 328 #define RL_RXSTAT_BADSYM 0x00000020 329 #define RL_RXSTAT_BROAD 0x00002000 330 #define RL_RXSTAT_INDIV 0x00004000 331 #define RL_RXSTAT_MULTI 0x00008000 332 #define RL_RXSTAT_LENMASK 0xFFFF0000 333 #define RL_RXSTAT_UNFINISHED 0x0000FFF0 /* DMA still in progress */ 334 335 /* 336 * Command register. 337 */ 338 #define RL_CMD_EMPTY_RXBUF 0x0001 339 #define RL_CMD_TX_ENB 0x0004 340 #define RL_CMD_RX_ENB 0x0008 341 #define RL_CMD_RESET 0x0010 342 #define RL_CMD_STOPREQ 0x0080 343 344 /* 345 * Twister register values. These are completely undocumented and derived 346 * from public sources. 347 */ 348 #define RL_CSCFG_LINK_OK 0x0400 349 #define RL_CSCFG_CHANGE 0x0800 350 #define RL_CSCFG_STATUS 0xf000 351 #define RL_CSCFG_ROW3 0x7000 352 #define RL_CSCFG_ROW2 0x3000 353 #define RL_CSCFG_ROW1 0x1000 354 #define RL_CSCFG_LINK_DOWN_OFF_CMD 0x03c0 355 #define RL_CSCFG_LINK_DOWN_CMD 0xf3c0 356 357 #define RL_NWAYTST_RESET 0 358 #define RL_NWAYTST_CBL_TEST 0x20 359 360 #define RL_PARA78 0x78 361 #define RL_PARA78_DEF 0x78fa8388 362 #define RL_PARA7C 0x7C 363 #define RL_PARA7C_DEF 0xcb38de43 364 #define RL_PARA7C_RETUNE 0xfb38de03 365 366 /* 367 * EEPROM control register 368 */ 369 #define RL_EE_DATAOUT 0x01 /* Data out */ 370 #define RL_EE_DATAIN 0x02 /* Data in */ 371 #define RL_EE_CLK 0x04 /* clock */ 372 #define RL_EE_SEL 0x08 /* chip select */ 373 #define RL_EE_MODE (0x40|0x80) 374 375 #define RL_EEMODE_OFF 0x00 376 #define RL_EEMODE_AUTOLOAD 0x40 377 #define RL_EEMODE_PROGRAM 0x80 378 #define RL_EEMODE_WRITECFG (0x80|0x40) 379 380 /* 9346 EEPROM commands */ 381 #define RL_9346_ADDR_LEN 6 /* 93C46 1K: 128x16 */ 382 #define RL_9356_ADDR_LEN 8 /* 93C56 2K: 256x16 */ 383 384 #define RL_9346_WRITE 0x5 385 #define RL_9346_READ 0x6 386 #define RL_9346_ERASE 0x7 387 #define RL_9346_EWEN 0x4 388 #define RL_9346_EWEN_ADDR 0x30 389 #define RL_9456_EWDS 0x4 390 #define RL_9346_EWDS_ADDR 0x00 391 392 #define RL_EECMD_WRITE 0x140 393 #define RL_EECMD_READ_6BIT 0x180 394 #define RL_EECMD_READ_8BIT 0x600 395 #define RL_EECMD_ERASE 0x1c0 396 397 #define RL_EE_ID 0x00 398 #define RL_EE_PCI_VID 0x01 399 #define RL_EE_PCI_DID 0x02 400 /* Location of station address inside EEPROM */ 401 #define RL_EE_EADDR 0x07 402 403 /* 404 * MII register (8129 only) 405 */ 406 #define RL_MII_CLK 0x01 407 #define RL_MII_DATAIN 0x02 408 #define RL_MII_DATAOUT 0x04 409 #define RL_MII_DIR 0x80 /* 0 == input, 1 == output */ 410 411 /* 412 * Config 0 register 413 */ 414 #define RL_CFG0_ROM0 0x01 415 #define RL_CFG0_ROM1 0x02 416 #define RL_CFG0_ROM2 0x04 417 #define RL_CFG0_PL0 0x08 418 #define RL_CFG0_PL1 0x10 419 #define RL_CFG0_10MBPS 0x20 /* 10 Mbps internal mode */ 420 #define RL_CFG0_PCS 0x40 421 #define RL_CFG0_SCR 0x80 422 423 /* 424 * Config 1 register 425 */ 426 #define RL_CFG1_PWRDWN 0x01 427 #define RL_CFG1_PME 0x01 428 #define RL_CFG1_SLEEP 0x02 429 #define RL_CFG1_VPDEN 0x02 430 #define RL_CFG1_IOMAP 0x04 431 #define RL_CFG1_MEMMAP 0x08 432 #define RL_CFG1_RSVD 0x10 433 #define RL_CFG1_LWACT 0x10 434 #define RL_CFG1_DRVLOAD 0x20 435 #define RL_CFG1_LED0 0x40 436 #define RL_CFG1_FULLDUPLEX 0x40 /* 8129 only */ 437 #define RL_CFG1_LED1 0x80 438 439 /* 440 * Config 2 register 441 */ 442 #define RL_CFG2_PCI33MHZ 0x00 443 #define RL_CFG2_PCI66MHZ 0x01 444 #define RL_CFG2_PCI64BIT 0x08 445 #define RL_CFG2_AUXPWR 0x10 446 #define RL_CFG2_MSI 0x20 447 448 /* 449 * Config 3 register 450 */ 451 #define RL_CFG3_GRANTSEL 0x80 452 #define RL_CFG3_WOL_MAGIC 0x20 453 #define RL_CFG3_WOL_LINK 0x10 454 #define RL_CFG3_JUMBO_EN0 0x04 /* RTL8168C or later. */ 455 #define RL_CFG3_FAST_B2B 0x01 456 457 /* 458 * Config 4 register 459 */ 460 #define RL_CFG4_LWPTN 0x04 461 #define RL_CFG4_LWPME 0x10 462 #define RL_CFG4_JUMBO_EN1 0x02 /* RTL8168C or later. */ 463 464 /* 465 * Config 5 register 466 */ 467 #define RL_CFG5_WOL_BCAST 0x40 468 #define RL_CFG5_WOL_MCAST 0x20 469 #define RL_CFG5_WOL_UCAST 0x10 470 #define RL_CFG5_WOL_LANWAKE 0x02 471 #define RL_CFG5_PME_STS 0x01 472 473 /* 474 * 8139C+ register definitions 475 */ 476 477 /* RL_DUMPSTATS_LO register */ 478 #define RL_DUMPSTATS_START 0x00000008 479 480 /* Transmit start register */ 481 #define RL_TXSTART_SWI 0x01 /* generate TX interrupt */ 482 #define RL_TXSTART_START 0x40 /* start normal queue transmit */ 483 #define RL_TXSTART_HPRIO_START 0x80 /* start hi prio queue transmit */ 484 485 /* 486 * Config 2 register, 8139C+/8169/8169S/8110S only 487 */ 488 #define RL_CFG2_BUSFREQ 0x07 489 #define RL_CFG2_BUSWIDTH 0x08 490 #define RL_CFG2_AUXPWRSTS 0x10 491 492 #define RL_BUSFREQ_33MHZ 0x00 493 #define RL_BUSFREQ_66MHZ 0x01 494 495 #define RL_BUSWIDTH_32BITS 0x00 496 #define RL_BUSWIDTH_64BITS 0x08 497 498 /* C+ mode command register */ 499 #define RL_CPLUSCMD_TXENB 0x0001 /* enable C+ transmit mode */ 500 #define RL_CPLUSCMD_RXENB 0x0002 /* enable C+ receive mode */ 501 #define RL_CPLUSCMD_PCI_MRW 0x0008 /* enable PCI multi-read/write */ 502 #define RL_CPLUSCMD_PCI_DAC 0x0010 /* PCI dual-address cycle only */ 503 #define RL_CPLUSCMD_RXCSUM_ENB 0x0020 /* enable RX checksum offload */ 504 #define RL_CPLUSCMD_VLANSTRIP 0x0040 /* enable VLAN tag stripping */ 505 #define RL_CPLUSCMD_MACSTAT_DIS 0x0080 /* 8168B/C/CP */ 506 #define RL_CPLUSCMD_ASF 0x0100 /* 8168C/CP */ 507 #define RL_CPLUSCMD_DBG_SEL 0x0200 /* 8168C/CP */ 508 #define RL_CPLUSCMD_FORCE_TXFC 0x0400 /* 8168C/CP */ 509 #define RL_CPLUSCMD_FORCE_RXFC 0x0800 /* 8168C/CP */ 510 #define RL_CPLUSCMD_FORCE_HDPX 0x1000 /* 8168C/CP */ 511 #define RL_CPLUSCMD_NORMAL_MODE 0x2000 /* 8168C/CP */ 512 #define RL_CPLUSCMD_DBG_ENB 0x4000 /* 8168C/CP */ 513 #define RL_CPLUSCMD_BIST_ENB 0x8000 /* 8168C/CP */ 514 515 /* C+ early transmit threshold */ 516 #define RL_EARLYTXTHRESH_CNT 0x003F /* byte count times 8 */ 517 518 /* Timer interrupt register */ 519 #define RL_TIMERINT_8169_VAL 0x00001FFF 520 #define RL_TIMER_MIN 0 521 #define RL_TIMER_MAX 65 /* 65.528us */ 522 #define RL_TIMER_DEFAULT RL_TIMER_MAX 523 #define RL_TIMER_PCIE_CLK 125 /* 125MHZ */ 524 #define RL_USECS(x) ((x) * RL_TIMER_PCIE_CLK) 525 526 /* 527 * Gigabit PHY access register (8169 only) 528 */ 529 #define RL_PHYAR_PHYDATA 0x0000FFFF 530 #define RL_PHYAR_PHYREG 0x001F0000 531 #define RL_PHYAR_BUSY 0x80000000 532 533 /* 534 * Gigabit media status (8169 only) 535 */ 536 #define RL_GMEDIASTAT_FDX 0x01 /* full duplex */ 537 #define RL_GMEDIASTAT_LINK 0x02 /* link up */ 538 #define RL_GMEDIASTAT_10MBPS 0x04 /* 10mps link */ 539 #define RL_GMEDIASTAT_100MBPS 0x08 /* 100mbps link */ 540 #define RL_GMEDIASTAT_1000MBPS 0x10 /* gigE link */ 541 #define RL_GMEDIASTAT_RXFLOW 0x20 /* RX flow control on */ 542 #define RL_GMEDIASTAT_TXFLOW 0x40 /* TX flow control on */ 543 #define RL_GMEDIASTAT_TBI 0x80 /* TBI enabled */ 544 545 /* 546 * The RealTek doesn't use a fragment-based descriptor mechanism. 547 * Instead, there are only four register sets, each or which represents 548 * one 'descriptor.' Basically, each TX descriptor is just a contiguous 549 * packet buffer (32-bit aligned!) and we place the buffer addresses in 550 * the registers so the chip knows where they are. 551 * 552 * We can sort of kludge together the same kind of buffer management 553 * used in previous drivers, but we have to do buffer copies almost all 554 * the time, so it doesn't really buy us much. 555 * 556 * For reception, there's just one large buffer where the chip stores 557 * all received packets. 558 */ 559 #define RL_RX_BUF_SZ RL_RXBUF_64 560 #define RL_RXBUFLEN (1 << ((RL_RX_BUF_SZ >> 11) + 13)) 561 #define RL_TX_LIST_CNT 4 562 #define RL_MIN_FRAMELEN 60 563 #define RL_TX_8139_BUF_ALIGN 4 564 #define RL_RX_8139_BUF_ALIGN 8 565 #define RL_RX_8139_BUF_RESERVE sizeof(int64_t) 566 #define RL_RX_8139_BUF_GUARD_SZ \ 567 (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN + RL_RX_8139_BUF_RESERVE) 568 #define RL_TXTHRESH(x) ((x) << 11) 569 #define RL_TX_THRESH_INIT 96 570 #define RL_RX_FIFOTHRESH RL_RXFIFO_NOTHRESH 571 #define RL_RX_MAXDMA RL_RXDMA_UNLIMITED 572 #define RL_TX_MAXDMA RL_TXDMA_2048BYTES 573 574 #define RL_RXCFG_CONFIG (RL_RX_FIFOTHRESH|RL_RX_MAXDMA|RL_RX_BUF_SZ) 575 #define RL_TXCFG_CONFIG (RL_TXCFG_IFG|RL_TX_MAXDMA) 576 577 #define RL_ETHER_ALIGN 2 578 579 /* 580 * re(4) hardware ip4csum-tx could be mangled with 28 bytes or less IP packets. 581 */ 582 #define RL_IP4CSUMTX_MINLEN 28 583 #define RL_IP4CSUMTX_PADLEN (ETHER_HDR_LEN + RL_IP4CSUMTX_MINLEN) 584 585 struct rl_chain_data { 586 uint16_t cur_rx; 587 uint8_t *rl_rx_buf; 588 uint8_t *rl_rx_buf_ptr; 589 590 struct mbuf *rl_tx_chain[RL_TX_LIST_CNT]; 591 bus_dmamap_t rl_tx_dmamap[RL_TX_LIST_CNT]; 592 bus_dma_tag_t rl_tx_tag; 593 bus_dma_tag_t rl_rx_tag; 594 bus_dmamap_t rl_rx_dmamap; 595 bus_addr_t rl_rx_buf_paddr; 596 uint8_t last_tx; 597 uint8_t cur_tx; 598 }; 599 600 #define RL_INC(x) (x = (x + 1) % RL_TX_LIST_CNT) 601 #define RL_CUR_TXADDR(x) ((x->rl_cdata.cur_tx * 4) + RL_TXADDR0) 602 #define RL_CUR_TXSTAT(x) ((x->rl_cdata.cur_tx * 4) + RL_TXSTAT0) 603 #define RL_CUR_TXMBUF(x) (x->rl_cdata.rl_tx_chain[x->rl_cdata.cur_tx]) 604 #define RL_CUR_DMAMAP(x) (x->rl_cdata.rl_tx_dmamap[x->rl_cdata.cur_tx]) 605 #define RL_LAST_TXADDR(x) ((x->rl_cdata.last_tx * 4) + RL_TXADDR0) 606 #define RL_LAST_TXSTAT(x) ((x->rl_cdata.last_tx * 4) + RL_TXSTAT0) 607 #define RL_LAST_TXMBUF(x) (x->rl_cdata.rl_tx_chain[x->rl_cdata.last_tx]) 608 #define RL_LAST_DMAMAP(x) (x->rl_cdata.rl_tx_dmamap[x->rl_cdata.last_tx]) 609 610 struct rl_type { 611 uint16_t rl_vid; 612 uint16_t rl_did; 613 int rl_basetype; 614 const char *rl_name; 615 }; 616 617 struct rl_hwrev { 618 uint32_t rl_rev; 619 int rl_type; 620 const char *rl_desc; 621 int rl_max_mtu; 622 }; 623 624 #define RL_8129 1 625 #define RL_8139 2 626 #define RL_8139CPLUS 3 627 #define RL_8169 4 628 629 #define RL_ISCPLUS(x) ((x)->rl_type == RL_8139CPLUS || \ 630 (x)->rl_type == RL_8169) 631 632 /* 633 * The 8139C+ and 8160 gigE chips support descriptor-based TX 634 * and RX. In fact, they even support TCP large send. Descriptors 635 * must be allocated in contiguous blocks that are aligned on a 636 * 256-byte boundary. The rings can hold a maximum of 64 descriptors. 637 */ 638 639 /* 640 * RX/TX descriptor definition. When large send mode is enabled, the 641 * lower 11 bits of the TX rl_cmdstat word are used to hold the MSS, and 642 * the checksum offload bits are disabled. The structure layout is 643 * the same for RX and TX descriptors 644 */ 645 struct rl_desc { 646 uint32_t rl_cmdstat; 647 uint32_t rl_vlanctl; 648 uint32_t rl_bufaddr_lo; 649 uint32_t rl_bufaddr_hi; 650 }; 651 652 #define RL_TDESC_CMD_FRAGLEN 0x0000FFFF 653 #define RL_TDESC_CMD_TCPCSUM 0x00010000 /* TCP checksum enable */ 654 #define RL_TDESC_CMD_UDPCSUM 0x00020000 /* UDP checksum enable */ 655 #define RL_TDESC_CMD_IPCSUM 0x00040000 /* IP header checksum enable */ 656 #define RL_TDESC_CMD_MSSVAL 0x07FF0000 /* Large send MSS value */ 657 #define RL_TDESC_CMD_MSSVAL_SHIFT 16 /* Large send MSS value shift */ 658 #define RL_TDESC_CMD_LGSEND 0x08000000 /* TCP large send enb */ 659 #define RL_TDESC_CMD_EOF 0x10000000 /* end of frame marker */ 660 #define RL_TDESC_CMD_SOF 0x20000000 /* start of frame marker */ 661 #define RL_TDESC_CMD_EOR 0x40000000 /* end of ring marker */ 662 #define RL_TDESC_CMD_OWN 0x80000000 /* chip owns descriptor */ 663 664 #define RL_TDESC_VLANCTL_TAG 0x00020000 /* Insert VLAN tag */ 665 #define RL_TDESC_VLANCTL_DATA 0x0000FFFF /* TAG data */ 666 /* RTL8168C/RTL8168CP/RTL8111C/RTL8111CP */ 667 #define RL_TDESC_CMD_UDPCSUMV2 0x80000000 668 #define RL_TDESC_CMD_TCPCSUMV2 0x40000000 669 #define RL_TDESC_CMD_IPCSUMV2 0x20000000 670 #define RL_TDESC_CMD_MSSVALV2 0x1FFC0000 671 #define RL_TDESC_CMD_MSSVALV2_SHIFT 18 672 673 /* 674 * Error bits are valid only on the last descriptor of a frame 675 * (i.e. RL_TDESC_CMD_EOF == 1) 676 */ 677 #define RL_TDESC_STAT_COLCNT 0x000F0000 /* collision count */ 678 #define RL_TDESC_STAT_EXCESSCOL 0x00100000 /* excessive collisions */ 679 #define RL_TDESC_STAT_LINKFAIL 0x00200000 /* link faulure */ 680 #define RL_TDESC_STAT_OWINCOL 0x00400000 /* out-of-window collision */ 681 #define RL_TDESC_STAT_TXERRSUM 0x00800000 /* transmit error summary */ 682 #define RL_TDESC_STAT_UNDERRUN 0x02000000 /* TX underrun occurred */ 683 #define RL_TDESC_STAT_OWN 0x80000000 684 685 /* 686 * RX descriptor cmd/vlan definitions 687 */ 688 #define RL_RDESC_CMD_EOR 0x40000000 689 #define RL_RDESC_CMD_OWN 0x80000000 690 #define RL_RDESC_CMD_BUFLEN 0x00001FFF 691 692 #define RL_RDESC_STAT_OWN 0x80000000 693 #define RL_RDESC_STAT_EOR 0x40000000 694 #define RL_RDESC_STAT_SOF 0x20000000 695 #define RL_RDESC_STAT_EOF 0x10000000 696 #define RL_RDESC_STAT_FRALIGN 0x08000000 /* frame alignment error */ 697 #define RL_RDESC_STAT_MCAST 0x04000000 /* multicast pkt received */ 698 #define RL_RDESC_STAT_UCAST 0x02000000 /* unicast pkt received */ 699 #define RL_RDESC_STAT_BCAST 0x01000000 /* broadcast pkt received */ 700 #define RL_RDESC_STAT_BUFOFLOW 0x00800000 /* out of buffer space */ 701 #define RL_RDESC_STAT_FIFOOFLOW 0x00400000 /* FIFO overrun */ 702 #define RL_RDESC_STAT_GIANT 0x00200000 /* pkt > 4096 bytes */ 703 #define RL_RDESC_STAT_RXERRSUM 0x00100000 /* RX error summary */ 704 #define RL_RDESC_STAT_RUNT 0x00080000 /* runt packet received */ 705 #define RL_RDESC_STAT_CRCERR 0x00040000 /* CRC error */ 706 #define RL_RDESC_STAT_PROTOID 0x00030000 /* Protocol type */ 707 #define RL_RDESC_STAT_UDP 0x00020000 /* UDP, 8168C/CP, 8111C/CP */ 708 #define RL_RDESC_STAT_TCP 0x00010000 /* TCP, 8168C/CP, 8111C/CP */ 709 #define RL_RDESC_STAT_IPSUMBAD 0x00008000 /* IP header checksum bad */ 710 #define RL_RDESC_STAT_UDPSUMBAD 0x00004000 /* UDP checksum bad */ 711 #define RL_RDESC_STAT_TCPSUMBAD 0x00002000 /* TCP checksum bad */ 712 #define RL_RDESC_STAT_FRAGLEN 0x00001FFF /* RX'ed frame/frag len */ 713 #define RL_RDESC_STAT_GFRAGLEN 0x00003FFF /* RX'ed frame/frag len */ 714 #define RL_RDESC_STAT_ERRS (RL_RDESC_STAT_GIANT|RL_RDESC_STAT_RUNT| \ 715 RL_RDESC_STAT_CRCERR) 716 717 #define RL_RDESC_VLANCTL_TAG 0x00010000 /* VLAN tag available 718 (rl_vlandata valid)*/ 719 #define RL_RDESC_VLANCTL_DATA 0x0000FFFF /* TAG data */ 720 /* RTL8168C/RTL8168CP/RTL8111C/RTL8111CP */ 721 #define RL_RDESC_IPV6 0x80000000 722 #define RL_RDESC_IPV4 0x40000000 723 724 #define RL_PROTOID_NONIP 0x00000000 725 #define RL_PROTOID_TCPIP 0x00010000 726 #define RL_PROTOID_UDPIP 0x00020000 727 #define RL_PROTOID_IP 0x00030000 728 #define RL_TCPPKT(x) (((x) & RL_RDESC_STAT_PROTOID) == \ 729 RL_PROTOID_TCPIP) 730 #define RL_UDPPKT(x) (((x) & RL_RDESC_STAT_PROTOID) == \ 731 RL_PROTOID_UDPIP) 732 733 /* 734 * Statistics counter structure (8139C+ and 8169 only) 735 */ 736 struct rl_stats { 737 uint64_t rl_tx_pkts; 738 uint64_t rl_rx_pkts; 739 uint64_t rl_tx_errs; 740 uint32_t rl_rx_errs; 741 uint16_t rl_missed_pkts; 742 uint16_t rl_rx_framealign_errs; 743 uint32_t rl_tx_onecoll; 744 uint32_t rl_tx_multicolls; 745 uint64_t rl_rx_ucasts; 746 uint64_t rl_rx_bcasts; 747 uint32_t rl_rx_mcasts; 748 uint16_t rl_tx_aborts; 749 uint16_t rl_rx_underruns; 750 }; 751 752 /* 753 * Rx/Tx descriptor parameters (8139C+ and 8169 only) 754 * 755 * 8139C+ 756 * Number of descriptors supported : up to 64 757 * Descriptor alignment : 256 bytes 758 * Tx buffer : At least 4 bytes in length. 759 * Rx buffer : At least 8 bytes in length and 8 bytes alignment required. 760 * 761 * 8169 762 * Number of descriptors supported : up to 1024 763 * Descriptor alignment : 256 bytes 764 * Tx buffer : At least 4 bytes in length. 765 * Rx buffer : At least 8 bytes in length and 8 bytes alignment required. 766 */ 767 #ifndef __NO_STRICT_ALIGNMENT 768 #define RE_FIXUP_RX 1 769 #endif 770 771 #define RL_8169_TX_DESC_CNT 256 772 #define RL_8169_RX_DESC_CNT 256 773 #define RL_8139_TX_DESC_CNT 64 774 #define RL_8139_RX_DESC_CNT 64 775 #define RL_TX_DESC_CNT RL_8169_TX_DESC_CNT 776 #define RL_RX_DESC_CNT RL_8169_RX_DESC_CNT 777 #define RL_RX_JUMBO_DESC_CNT RL_RX_DESC_CNT 778 #define RL_NTXSEGS 35 779 780 #define RL_RING_ALIGN 256 781 #define RL_DUMP_ALIGN 64 782 #define RL_IFQ_MAXLEN 512 783 #define RL_TX_DESC_NXT(sc,x) ((x + 1) & ((sc)->rl_ldata.rl_tx_desc_cnt - 1)) 784 #define RL_TX_DESC_PRV(sc,x) ((x - 1) & ((sc)->rl_ldata.rl_tx_desc_cnt - 1)) 785 #define RL_RX_DESC_NXT(sc,x) ((x + 1) & ((sc)->rl_ldata.rl_rx_desc_cnt - 1)) 786 #define RL_OWN(x) (le32toh((x)->rl_cmdstat) & RL_RDESC_STAT_OWN) 787 #define RL_RXBYTES(x) (le32toh((x)->rl_cmdstat) & sc->rl_rxlenmask) 788 #define RL_PKTSZ(x) ((x)/* >> 3*/) 789 #ifdef RE_FIXUP_RX 790 #define RE_ETHER_ALIGN sizeof(uint64_t) 791 #define RE_RX_DESC_BUFLEN (MCLBYTES - RE_ETHER_ALIGN) 792 #else 793 #define RE_ETHER_ALIGN 0 794 #define RE_RX_DESC_BUFLEN MCLBYTES 795 #endif 796 797 #define RL_MSI_MESSAGES 1 798 799 #define RL_ADDR_LO(y) ((uint64_t) (y) & 0xFFFFFFFF) 800 #define RL_ADDR_HI(y) ((uint64_t) (y) >> 32) 801 802 /* 803 * The number of bits reserved for MSS in RealTek controllers is 804 * 11bits. This limits the maximum interface MTU size in TSO case 805 * as upper stack should not generate TCP segments with MSS greater 806 * than the limit. 807 */ 808 #define RL_TSO_MTU (2047 - ETHER_HDR_LEN - ETHER_CRC_LEN) 809 810 /* see comment in dev/re/if_re.c */ 811 #define RL_JUMBO_FRAMELEN 7440 812 #define RL_JUMBO_MTU \ 813 (RL_JUMBO_FRAMELEN-ETHER_VLAN_ENCAP_LEN-ETHER_HDR_LEN-ETHER_CRC_LEN) 814 #define RL_JUMBO_MTU_6K \ 815 ((6 * 1024) - ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 816 #define RL_JUMBO_MTU_9K \ 817 ((9 * 1024) - ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 818 #define RL_MTU \ 819 (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 820 821 struct rl_txdesc { 822 struct mbuf *tx_m; 823 bus_dmamap_t tx_dmamap; 824 }; 825 826 struct rl_rxdesc { 827 struct mbuf *rx_m; 828 bus_dmamap_t rx_dmamap; 829 bus_size_t rx_size; 830 }; 831 832 struct rl_list_data { 833 struct rl_txdesc rl_tx_desc[RL_TX_DESC_CNT]; 834 struct rl_rxdesc rl_rx_desc[RL_RX_DESC_CNT]; 835 struct rl_rxdesc rl_jrx_desc[RL_RX_JUMBO_DESC_CNT]; 836 int rl_tx_desc_cnt; 837 int rl_rx_desc_cnt; 838 int rl_tx_prodidx; 839 int rl_rx_prodidx; 840 int rl_tx_considx; 841 int rl_tx_free; 842 bus_dma_tag_t rl_tx_mtag; /* mbuf TX mapping tag */ 843 bus_dma_tag_t rl_rx_mtag; /* mbuf RX mapping tag */ 844 bus_dma_tag_t rl_jrx_mtag; /* mbuf RX mapping tag */ 845 bus_dmamap_t rl_rx_sparemap; 846 bus_dmamap_t rl_jrx_sparemap; 847 bus_dma_tag_t rl_stag; /* stats mapping tag */ 848 bus_dmamap_t rl_smap; /* stats map */ 849 struct rl_stats *rl_stats; 850 bus_addr_t rl_stats_addr; 851 bus_dma_tag_t rl_rx_list_tag; 852 bus_dmamap_t rl_rx_list_map; 853 struct rl_desc *rl_rx_list; 854 bus_addr_t rl_rx_list_addr; 855 bus_dma_tag_t rl_tx_list_tag; 856 bus_dmamap_t rl_tx_list_map; 857 struct rl_desc *rl_tx_list; 858 bus_addr_t rl_tx_list_addr; 859 }; 860 861 enum rl_twist { DONE, CHK_LINK, FIND_ROW, SET_PARAM, RECHK_LONG, RETUNE }; 862 863 struct rl_softc { 864 if_t rl_ifp; /* interface info */ 865 bus_space_handle_t rl_bhandle; /* bus space handle */ 866 bus_space_tag_t rl_btag; /* bus space tag */ 867 device_t rl_dev; 868 struct resource *rl_res; 869 int rl_res_id; 870 int rl_res_type; 871 struct resource *rl_res_pba; 872 struct resource *rl_irq[RL_MSI_MESSAGES]; 873 void *rl_intrhand[RL_MSI_MESSAGES]; 874 device_t rl_miibus; 875 bus_dma_tag_t rl_parent_tag; 876 uint8_t rl_type; 877 const struct rl_hwrev *rl_hwrev; 878 uint32_t rl_macrev; 879 int rl_eecmd_read; 880 int rl_eewidth; 881 int rl_expcap; 882 int rl_txthresh; 883 bus_size_t rl_cfg0; 884 bus_size_t rl_cfg1; 885 bus_size_t rl_cfg2; 886 bus_size_t rl_cfg3; 887 bus_size_t rl_cfg4; 888 bus_size_t rl_cfg5; 889 struct rl_chain_data rl_cdata; 890 struct rl_list_data rl_ldata; 891 struct callout rl_stat_callout; 892 int rl_watchdog_timer; 893 struct mtx rl_mtx; 894 struct mbuf *rl_head; 895 struct mbuf *rl_tail; 896 uint32_t rl_rxlenmask; 897 int rl_testmode; 898 int rl_if_flags; 899 int rl_twister_enable; 900 enum rl_twist rl_twister; 901 int rl_twist_row; 902 int rl_twist_col; 903 int suspended; /* 0 = normal 1 = suspended */ 904 #ifdef DEVICE_POLLING 905 int rxcycles; 906 #endif 907 908 struct task rl_inttask; 909 910 int rl_txstart; 911 int rl_int_rx_act; 912 int rl_int_rx_mod; 913 uint32_t rl_flags; 914 #define RL_FLAG_MSI 0x00000001 915 #define RL_FLAG_AUTOPAD 0x00000002 916 #define RL_FLAG_PHYWAKE_PM 0x00000004 917 #define RL_FLAG_PHYWAKE 0x00000008 918 #define RL_FLAG_JUMBOV2 0x00000010 919 #define RL_FLAG_PAR 0x00000020 920 #define RL_FLAG_DESCV2 0x00000040 921 #define RL_FLAG_MACSTAT 0x00000080 922 #define RL_FLAG_FASTETHER 0x00000100 923 #define RL_FLAG_CMDSTOP 0x00000200 924 #define RL_FLAG_MACRESET 0x00000400 925 #define RL_FLAG_MSIX 0x00000800 926 #define RL_FLAG_WOLRXENB 0x00001000 927 #define RL_FLAG_MACSLEEP 0x00002000 928 #define RL_FLAG_WAIT_TXPOLL 0x00004000 929 #define RL_FLAG_CMDSTOP_WAIT_TXQ 0x00008000 930 #define RL_FLAG_WOL_MANLINK 0x00010000 931 #define RL_FLAG_EARLYOFF 0x00020000 932 #define RL_FLAG_8168G_PLUS 0x00040000 933 #define RL_FLAG_PCIE 0x40000000 934 #define RL_FLAG_LINK 0x80000000 935 }; 936 937 #define RL_LOCK(_sc) mtx_lock(&(_sc)->rl_mtx) 938 #define RL_UNLOCK(_sc) mtx_unlock(&(_sc)->rl_mtx) 939 #define RL_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->rl_mtx, MA_OWNED) 940 941 /* 942 * register space access macros 943 */ 944 #define CSR_WRITE_STREAM_4(sc, reg, val) \ 945 bus_space_write_stream_4(sc->rl_btag, sc->rl_bhandle, reg, val) 946 #define CSR_WRITE_4(sc, reg, val) \ 947 bus_space_write_4(sc->rl_btag, sc->rl_bhandle, reg, val) 948 #define CSR_WRITE_2(sc, reg, val) \ 949 bus_space_write_2(sc->rl_btag, sc->rl_bhandle, reg, val) 950 #define CSR_WRITE_1(sc, reg, val) \ 951 bus_space_write_1(sc->rl_btag, sc->rl_bhandle, reg, val) 952 953 #define CSR_READ_4(sc, reg) \ 954 bus_space_read_4(sc->rl_btag, sc->rl_bhandle, reg) 955 #define CSR_READ_2(sc, reg) \ 956 bus_space_read_2(sc->rl_btag, sc->rl_bhandle, reg) 957 #define CSR_READ_1(sc, reg) \ 958 bus_space_read_1(sc->rl_btag, sc->rl_bhandle, reg) 959 960 #define CSR_BARRIER(sc, reg, length, flags) \ 961 bus_space_barrier(sc->rl_btag, sc->rl_bhandle, reg, length, flags) 962 963 #define CSR_SETBIT_1(sc, offset, val) \ 964 CSR_WRITE_1(sc, offset, CSR_READ_1(sc, offset) | (val)) 965 966 #define CSR_CLRBIT_1(sc, offset, val) \ 967 CSR_WRITE_1(sc, offset, CSR_READ_1(sc, offset) & ~(val)) 968 969 #define CSR_SETBIT_2(sc, offset, val) \ 970 CSR_WRITE_2(sc, offset, CSR_READ_2(sc, offset) | (val)) 971 972 #define CSR_CLRBIT_2(sc, offset, val) \ 973 CSR_WRITE_2(sc, offset, CSR_READ_2(sc, offset) & ~(val)) 974 975 #define CSR_SETBIT_4(sc, offset, val) \ 976 CSR_WRITE_4(sc, offset, CSR_READ_4(sc, offset) | (val)) 977 978 #define CSR_CLRBIT_4(sc, offset, val) \ 979 CSR_WRITE_4(sc, offset, CSR_READ_4(sc, offset) & ~(val)) 980 981 #define RL_TIMEOUT 1000 982 #define RL_PHY_TIMEOUT 2000 983 984 /* 985 * General constants that are fun to know. 986 * 987 * RealTek PCI vendor ID 988 */ 989 #define RT_VENDORID 0x10EC 990 991 /* 992 * RealTek chip device IDs. 993 */ 994 #define RT_DEVICEID_8139D 0x8039 995 #define RT_DEVICEID_8129 0x8129 996 #define RT_DEVICEID_8101E 0x8136 997 #define RT_DEVICEID_8138 0x8138 998 #define RT_DEVICEID_8139 0x8139 999 #define RT_DEVICEID_8169SC 0x8167 1000 #define RT_DEVICEID_8161 0x8161 1001 #define RT_DEVICEID_8168 0x8168 1002 #define RT_DEVICEID_8169 0x8169 1003 #define RT_DEVICEID_8100 0x8100 1004 1005 #define RT_REVID_8139CPLUS 0x20 1006 1007 /* 1008 * Accton PCI vendor ID 1009 */ 1010 #define ACCTON_VENDORID 0x1113 1011 1012 /* 1013 * Accton MPX 5030/5038 device ID. 1014 */ 1015 #define ACCTON_DEVICEID_5030 0x1211 1016 1017 /* 1018 * Nortel PCI vendor ID 1019 */ 1020 #define NORTEL_VENDORID 0x126C 1021 1022 /* 1023 * Delta Electronics Vendor ID. 1024 */ 1025 #define DELTA_VENDORID 0x1500 1026 1027 /* 1028 * Delta device IDs. 1029 */ 1030 #define DELTA_DEVICEID_8139 0x1360 1031 1032 /* 1033 * Addtron vendor ID. 1034 */ 1035 #define ADDTRON_VENDORID 0x4033 1036 1037 /* 1038 * Addtron device IDs. 1039 */ 1040 #define ADDTRON_DEVICEID_8139 0x1360 1041 1042 /* 1043 * D-Link vendor ID. 1044 */ 1045 #define DLINK_VENDORID 0x1186 1046 1047 /* 1048 * D-Link DFE-530TX+ device ID 1049 */ 1050 #define DLINK_DEVICEID_530TXPLUS 0x1300 1051 1052 /* 1053 * D-Link DFE-520TX rev. C1 device ID 1054 */ 1055 #define DLINK_DEVICEID_520TX_REVC1 0x4200 1056 1057 /* 1058 * D-Link DFE-5280T device ID 1059 */ 1060 #define DLINK_DEVICEID_528T 0x4300 1061 #define DLINK_DEVICEID_530T_REVC 0x4302 1062 1063 /* 1064 * D-Link DFE-690TXD device ID 1065 */ 1066 #define DLINK_DEVICEID_690TXD 0x1340 1067 1068 /* 1069 * Corega K.K vendor ID 1070 */ 1071 #define COREGA_VENDORID 0x1259 1072 1073 /* 1074 * Corega FEther CB-TXD device ID 1075 */ 1076 #define COREGA_DEVICEID_FETHERCBTXD 0xa117 1077 1078 /* 1079 * Corega FEtherII CB-TXD device ID 1080 */ 1081 #define COREGA_DEVICEID_FETHERIICBTXD 0xa11e 1082 1083 /* 1084 * Corega CG-LAPCIGT device ID 1085 */ 1086 #define COREGA_DEVICEID_CGLAPCIGT 0xc107 1087 1088 /* 1089 * Linksys vendor ID 1090 */ 1091 #define LINKSYS_VENDORID 0x1737 1092 1093 /* 1094 * Linksys EG1032 device ID 1095 */ 1096 #define LINKSYS_DEVICEID_EG1032 0x1032 1097 1098 /* 1099 * Linksys EG1032 rev 3 sub-device ID 1100 */ 1101 #define LINKSYS_SUBDEVICE_EG1032_REV3 0x0024 1102 1103 /* 1104 * Peppercon vendor ID 1105 */ 1106 #define PEPPERCON_VENDORID 0x1743 1107 1108 /* 1109 * Peppercon ROL-F device ID 1110 */ 1111 #define PEPPERCON_DEVICEID_ROLF 0x8139 1112 1113 /* 1114 * Planex Communications, Inc. vendor ID 1115 */ 1116 #define PLANEX_VENDORID 0x14ea 1117 1118 /* 1119 * Planex FNW-3603-TX device ID 1120 */ 1121 #define PLANEX_DEVICEID_FNW3603TX 0xab06 1122 1123 /* 1124 * Planex FNW-3800-TX device ID 1125 */ 1126 #define PLANEX_DEVICEID_FNW3800TX 0xab07 1127 1128 /* 1129 * LevelOne vendor ID 1130 */ 1131 #define LEVEL1_VENDORID 0x018A 1132 1133 /* 1134 * LevelOne FPC-0106TX devide ID 1135 */ 1136 #define LEVEL1_DEVICEID_FPC0106TX 0x0106 1137 1138 /* 1139 * Compaq vendor ID 1140 */ 1141 #define CP_VENDORID 0x021B 1142 1143 /* 1144 * Edimax vendor ID 1145 */ 1146 #define EDIMAX_VENDORID 0x13D1 1147 1148 /* 1149 * Edimax EP-4103DL cardbus device ID 1150 */ 1151 #define EDIMAX_DEVICEID_EP4103DL 0xAB06 1152 1153 /* US Robotics vendor ID */ 1154 1155 #define USR_VENDORID 0x16EC 1156 1157 /* US Robotics 997902 device ID */ 1158 1159 #define USR_DEVICEID_997902 0x0116 1160 1161 /* 1162 * NCube vendor ID 1163 */ 1164 #define NCUBE_VENDORID 0x10FF 1165